arm-trusted-firmware/lib/cpus/aarch32
Manoj Kumar 2dc80e4931 lib/cpus: fix branching in reset function for cortex-a72 AARCH32 mode
In AARCH32 mode, cortex_a72_reset_func branches to address in lr
register instead of r5 register. This leads to linux boot failure
of Cortex-A72 cores in AARCH32 mode on Juno-R2 board.

This patch fixes the branching of cortex_a72_reset_func to r5
register as in cortex_a57_reset_func implementation.

Signed-off-by: Manoj Kumar <manoj.kumar3@arm.com>
2018-01-19 17:51:31 +05:30
..
aem_generic.S Use SPDX license identifiers 2017-05-03 09:39:28 +01:00
cortex_a5.S ARMv7: introduce Cortex-A5 2017-11-08 13:49:45 +01:00
cortex_a7.S ARMv7: introduce Cortex-A7 2017-11-08 13:49:49 +01:00
cortex_a9.S ARMv7: introduce Cortex-A9 2017-11-08 13:49:43 +01:00
cortex_a12.S ARMv7: introduce Cortex-A12 2017-11-08 13:49:55 +01:00
cortex_a15.S ARMv7: introduce Cortex-A15 2017-11-08 13:49:40 +01:00
cortex_a17.S ARMv7: introduce Cortex-A17 2017-11-08 13:49:52 +01:00
cortex_a32.S Use SPDX license identifiers 2017-05-03 09:39:28 +01:00
cortex_a53.S Replace macro ASM_ASSERTION with macro ENABLE_ASSERTIONS 2017-11-23 09:44:07 +08:00
cortex_a57.S Replace macro ASM_ASSERTION with macro ENABLE_ASSERTIONS 2017-11-23 09:44:07 +08:00
cortex_a72.S lib/cpus: fix branching in reset function for cortex-a72 AARCH32 mode 2018-01-19 17:51:31 +05:30
cpu_helpers.S aarch32: Implement cpu_rev_var_hs() 2017-06-20 15:14:01 +01:00