.. |
plat_macros.S
|
|
|
platform_def.h
|
fix(intel): update warm reset routine and bootscratch register usage
|
2025-01-13 16:31:42 +08:00 |
socfpga_dt.h
|
feat(intel): add FDT support for Altera products
|
2025-02-24 22:48:04 +08:00 |
socfpga_emac.h
|
intel: Enable EMAC PHY in Intel FPGA platform
|
2020-02-25 10:19:51 +08:00 |
socfpga_f2sdram_manager.h
|
feat(intel): reset manager support for Agilex5 SoC FPGA
|
2023-07-05 09:08:31 +08:00 |
socfpga_fcs.h
|
fix(intel): update checking for memcpy and memset
|
2023-05-23 21:09:01 +08:00 |
socfpga_handoff.h
|
feat(intel): update hand-off data to include agilex5 params
|
2024-10-17 23:05:31 +02:00 |
socfpga_mailbox.h
|
feat(intel): add support for query SDM config error and status
|
2024-12-05 11:41:14 +08:00 |
socfpga_noc.h
|
feat(intel): platform enablement for Agilex5 SoC FPGA
|
2023-07-05 10:11:22 +08:00 |
socfpga_private.h
|
feat(intel): add build option for boot source
|
2024-10-24 23:10:48 +08:00 |
socfpga_reset_manager.h
|
fix(intel): update HPS bridges for Agilex5 SoC FPGA
|
2023-11-03 21:18:51 +08:00 |
socfpga_ros.h
|
feat(intel): support query of fip offset using RSU
|
2024-01-16 13:26:21 +08:00 |
socfpga_sip_svc.h
|
feat(intel): provide atf build version via smc call
|
2025-03-08 12:58:08 +08:00 |
socfpga_system_manager.h
|
fix(altera): add in support for agilex5 b0 jtag id
|
2025-02-10 12:22:06 +08:00 |
socfpga_vab.h
|
feat(intel): enable VAB support for Intel products
|
2024-07-21 10:35:17 +08:00 |