Bipin Ravi c1aa3fa555 fix(cpus): workaround for Cortex X3 erratum 2641945 ... Cortex X3 erratum 2641945 is a Cat B erratum that applies to all revisions <= r1p0 and is fixed in r1p1. The workaround is to disable the affected L1 data cache prefetcher by setting CPUACTLR6_EL1[41] to 1. Doing so will incur a performance penalty of ~1%. Contact Arm for an alternate workaround that impacts power. SDEN documentation: https://developer.arm.com/documentation/2055130/latest Change-Id: Ia6d6ac8a66936c63b8aa8d7698b937f42ba8f044 Signed-off-by: Bipin Ravi <bipin.ravi@arm.com>		2024-01-25 17:14:54 -06:00
..
_static/css	docs(threat model): add TF-A threat model	2021-04-30 17:59:22 +02:00
about	Merge "docs: add a section for experimental build options" into integration	2023-11-20 11:22:07 +01:00
components	refactor(mte): deprecate CTX_INCLUDE_MTE_REGS	2024-01-23 11:58:55 -06:00
design	fix(cpus): workaround for Cortex X3 erratum 2641945	2024-01-25 17:14:54 -06:00
design_documents	refactor(fvp): remove RSS usage	2023-11-14 09:52:11 +02:00
getting_started	refactor(mte): deprecate CTX_INCLUDE_MTE_REGS	2024-01-23 11:58:55 -06:00
perf	docs(juno): update PSCI instrumentation data	2023-11-14 14:38:16 +00:00
plat	feat(xilinx): add handler for power down req sgi irq	2024-01-09 04:15:27 -08:00
process	docs(security): security advisory for CVE-2023-49100	2024-01-18 17:40:26 +00:00
resources	docs(threat-model): supply chain threat model TF-A	2024-01-19 14:50:24 -06:00
security_advisories	Merge "docs(security): security advisory for CVE-2023-49100" into integration	2024-01-22 10:41:55 +01:00
threat_model	docs(threat-model): supply chain threat model TF-A	2024-01-19 14:50:24 -06:00
tools	feat(memmap): add topological memory view	2023-05-12 14:38:22 +01:00
change-log.md	docs(changelog): changelog for v2.10 release	2023-11-22 11:52:02 +00:00
conf.py	docs(changelog): changelog for v2.10 release	2023-11-22 11:52:02 +00:00
global_substitutions.txt	docs(errata_abi): document the errata abi changes	2023-05-05 13:24:59 -05:00
glossary.rst	docs(threat-model): provide PSR specification reference	2024-01-13 08:04:03 +00:00
index.rst	docs: update PSCI reference	2023-06-15 09:46:43 +01:00
license.rst	refactor(dt-bindings): align irq bindings with kernel	2021-06-14 10:05:48 +02:00
Makefile	feat(docs): allow verbose build	2023-03-21 11:47:16 +01:00
porting-guide.rst	chore(auth)!: remove CryptoCell-712/713 support	2023-11-08 10:42:33 +02:00