mirror of
https://github.com/ARM-software/arm-trusted-firmware.git
synced 2025-04-23 13:36:05 +00:00
b3d2850842
BL2: Update BL2 init flow, Timer base address, avoid cache flush of BL2 image descriptors BL31: Remove re-init of CCU and other misc updates Change-Id: I5f04901cc455c306209c83aad2377bbf7d8a1789 Signed-off-by: Girisha Dengi <girisha.dengi@intel.com> Signed-off-by: Sieu Mun Tang <sieu.mun.tang@intel.com>
56 lines
1.6 KiB
C
56 lines
1.6 KiB
C
/*
|
|
* Copyright (c) 2019-2022, ARM Limited and Contributors. All rights reserved.
|
|
* Copyright (c) 2024, Altera Corporation. All rights reserved.
|
|
*
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
|
*/
|
|
|
|
#include <assert.h>
|
|
#include <arch_helpers.h>
|
|
#include <drivers/delay_timer.h>
|
|
#include <lib/mmio.h>
|
|
#include "socfpga_plat_def.h"
|
|
|
|
#if PLATFORM_MODEL == PLAT_SOCFPGA_AGILEX
|
|
#include "agilex_clock_manager.h"
|
|
#elif PLATFORM_MODEL == PLAT_SOCFPGA_N5X
|
|
#include "n5x_clock_manager.h"
|
|
#elif PLATFORM_MODEL == PLAT_SOCFPGA_STRATIX10
|
|
#include "s10_clock_manager.h"
|
|
#endif
|
|
|
|
#define SOCFPGA_GLOBAL_TIMER PLAT_TIMER_BASE_ADDR
|
|
#define SOCFPGA_GLOBAL_TIMER_EN 0x3
|
|
|
|
static timer_ops_t plat_timer_ops;
|
|
/********************************************************************
|
|
* The timer delay function
|
|
********************************************************************/
|
|
static uint32_t socfpga_get_timer_value(void)
|
|
{
|
|
/*
|
|
* Generic delay timer implementation expects the timer to be a down
|
|
* counter. We apply bitwise NOT operator to the tick values returned
|
|
* by read_cntpct_el0() to simulate the down counter. The value is
|
|
* clipped from 64 to 32 bits.
|
|
*/
|
|
return (uint32_t)(~read_cntpct_el0());
|
|
}
|
|
|
|
void socfpga_delay_timer_init_args(void)
|
|
{
|
|
plat_timer_ops.get_timer_value = socfpga_get_timer_value;
|
|
plat_timer_ops.clk_mult = 1;
|
|
plat_timer_ops.clk_div = PLAT_SYS_COUNTER_FREQ_IN_MHZ;
|
|
|
|
timer_init(&plat_timer_ops);
|
|
}
|
|
|
|
void socfpga_delay_timer_init(void)
|
|
{
|
|
socfpga_delay_timer_init_args();
|
|
mmio_write_32(SOCFPGA_GLOBAL_TIMER, SOCFPGA_GLOBAL_TIMER_EN);
|
|
|
|
asm volatile("msr cntp_ctl_el0, %0" : : "r" (SOCFPGA_GLOBAL_TIMER_EN));
|
|
asm volatile("msr cntp_tval_el0, %0" : : "r" (~0));
|
|
}
|