mirror of
https://github.com/ARM-software/arm-trusted-firmware.git
synced 2025-04-17 01:54:22 +00:00

Cortex-A320 has been announced, rename arcadia to Cortex-A320. Ref: https://newsroom.arm.com/blog/introducing-arm-cortex-a320-cpu https://www.arm.com/products/silicon-ip-cpu/cortex-a/cortex-a320 Change-Id: Ifb3743d43dca3d8caaf1e7416715ccca4fdf195f Signed-off-by: Govindraj Raja <govindraj.raja@arm.com>
24 lines
870 B
C
24 lines
870 B
C
/*
|
|
* Copyright (c) 2024-2025, Arm Limited. All rights reserved.
|
|
*
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
|
*/
|
|
|
|
#ifndef CORTEX_A320_H
|
|
#define CORTEX_A320_H
|
|
|
|
#define CORTEX_A320_MIDR U(0x410FD8F0)
|
|
|
|
/*******************************************************************************
|
|
* CPU Extended Control register specific definitions
|
|
******************************************************************************/
|
|
#define CORTEX_A320_CPUECTLR_EL1 S3_0_C15_C1_4
|
|
#define CORTEX_A320_CPUECTLR_EL1_EXTLLC_BIT U(0)
|
|
|
|
/*******************************************************************************
|
|
* CPU Power Control register specific definitions
|
|
******************************************************************************/
|
|
#define CORTEX_A320_CPUPWRCTLR_EL1 S3_0_C15_C2_7
|
|
#define CORTEX_A320_CPUPWRCTLR_EL1_CORE_PWRDN_BIT U(1)
|
|
|
|
#endif /* CORTEX_A320_H */
|