mirror of
https://github.com/ARM-software/arm-trusted-firmware.git
synced 2025-04-15 00:54:22 +00:00
f87e54f73c
This patch removes RAS_FFH_SUPPORT macro which is the combination of ENABLE_FEAT_RAS and HANDLE_EA_EL3_FIRST_NS. Instead introduce an internal macro FFH_SUPPORT which gets enabled when platforms wants to enable lower EL EA handling at EL3. The internal macro FFH_SUPPORT will be automatically enabled if HANDLE_EA_EL3_FIRST_NS is enabled. FFH_SUPPORT along with ENABLE_FEAT_RAS will be used in source files to provide equivalent check which was provided by RAS_FFH_SUPPORT earlier. In generic code we needed a macro which could abstract both HANDLE_EA_EL3_FIRST_NS and RAS_FFH_SUPPORT macros that had limitations. Former was tied up with NS world only while the latter was tied to RAS feature. This is to allow Secure/Realm world to have their own FFH macros in future. Signed-off-by: Manish Pandey <manish.pandey2@arm.com> Change-Id: Ie5692ccbf462f5dcc3f005a5beea5aa35124ac73
82 lines
1.9 KiB
Makefile
82 lines
1.9 KiB
Makefile
#
|
|
# Copyright (c) 2018-2022, Arm Limited and Contributors. All rights reserved.
|
|
#
|
|
# SPDX-License-Identifier: BSD-3-Clause
|
|
#
|
|
|
|
CSS_USE_SCMI_SDS_DRIVER := 1
|
|
|
|
CSS_ENT_BASE := plat/arm/css/sgi
|
|
|
|
ENABLE_FEAT_RAS := 1
|
|
|
|
SDEI_SUPPORT := 0
|
|
|
|
EL3_EXCEPTION_HANDLING := 0
|
|
|
|
HANDLE_EA_EL3_FIRST_NS := 0
|
|
|
|
CSS_SGI_CHIP_COUNT := 1
|
|
|
|
CSS_SGI_PLATFORM_VARIANT := 0
|
|
|
|
# Do not enable SVE
|
|
ENABLE_SVE_FOR_NS := 0
|
|
|
|
CTX_INCLUDE_FPREGS := 1
|
|
|
|
INTERCONNECT_SOURCES := ${CSS_ENT_BASE}/sgi_interconnect.c
|
|
|
|
PLAT_INCLUDES += -I${CSS_ENT_BASE}/include
|
|
|
|
# GIC-600 configuration
|
|
GICV3_SUPPORT_GIC600 := 1
|
|
|
|
# Include GICv3 driver files
|
|
include drivers/arm/gic/v3/gicv3.mk
|
|
|
|
ENT_GIC_SOURCES := ${GICV3_SOURCES} \
|
|
plat/common/plat_gicv3.c \
|
|
plat/arm/common/arm_gicv3.c
|
|
|
|
PLAT_BL_COMMON_SOURCES += ${CSS_ENT_BASE}/aarch64/sgi_helper.S
|
|
|
|
BL1_SOURCES += ${INTERCONNECT_SOURCES} \
|
|
drivers/arm/sbsa/sbsa.c
|
|
|
|
BL2_SOURCES += ${CSS_ENT_BASE}/sgi_image_load.c \
|
|
drivers/arm/css/sds/sds.c
|
|
|
|
BL31_SOURCES += ${INTERCONNECT_SOURCES} \
|
|
${ENT_GIC_SOURCES} \
|
|
${CSS_ENT_BASE}/sgi_bl31_setup.c \
|
|
${CSS_ENT_BASE}/sgi_topology.c
|
|
|
|
ifneq (${RESET_TO_BL31},0)
|
|
$(error "Using BL31 as the reset vector is not supported on ${PLAT} platform. \
|
|
Please set RESET_TO_BL31 to 0.")
|
|
endif
|
|
|
|
$(eval $(call add_define,SGI_PLAT))
|
|
|
|
$(eval $(call add_define,CSS_SGI_CHIP_COUNT))
|
|
|
|
$(eval $(call add_define,CSS_SGI_PLATFORM_VARIANT))
|
|
|
|
override CSS_LOAD_SCP_IMAGES := 0
|
|
override NEED_BL2U := no
|
|
override ARM_PLAT_MT := 1
|
|
override PSCI_EXTENDED_STATE_ID := 1
|
|
override ARM_RECOM_STATE_ID_ENC := 1
|
|
|
|
# System coherency is managed in hardware
|
|
HW_ASSISTED_COHERENCY := 1
|
|
|
|
# When building for systems with hardware-assisted coherency, there's no need to
|
|
# use USE_COHERENT_MEM. Require that USE_COHERENT_MEM must be set to 0 too.
|
|
USE_COHERENT_MEM := 0
|
|
|
|
include plat/arm/common/arm_common.mk
|
|
include plat/arm/css/common/css_common.mk
|
|
include plat/arm/soc/common/soc_css.mk
|
|
include plat/arm/board/common/board_common.mk
|