mirror of
https://github.com/ARM-software/arm-trusted-firmware.git
synced 2025-04-17 01:54:22 +00:00
de7ed953e3
For TF-A, there is no format specified for functional documentation. For AMD-Xilinx platforms, following kernel-doc format for the functional documentation to make sure AMD-xilinx documentation is align with actual code. For example use kernel-doc from linux to call: <linux>/scripts/kernel-doc -man -v 1 >/dev/null file... Signed-off-by: Prasad Kummari <prasad.kummari@amd.com> Change-Id: Idcc9def408b6c8da35b36f67ef82fc00890e998c
94 lines
1.8 KiB
C
94 lines
1.8 KiB
C
/*
|
|
* Copyright (c) 2017-2018, Arm Limited and Contributors. All rights reserved.
|
|
* Copyright (c) 2017-2022, Xilinx, Inc. All rights reserved.
|
|
* Copyright (c) 2022-2023, Advanced Micro Devices, Inc. All rights reserved.
|
|
*
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
|
*/
|
|
|
|
/*
|
|
* Zynq UltraScale+ MPSoC IPI agent registers access management
|
|
*/
|
|
|
|
#include <lib/utils_def.h>
|
|
#include <ipi.h>
|
|
#include <plat_ipi.h>
|
|
|
|
/* Zynqmp ipi configuration table */
|
|
static const struct ipi_config zynqmp_ipi_table[] = {
|
|
/* APU IPI */
|
|
{
|
|
.ipi_bit_mask = 0x1,
|
|
.ipi_reg_base = 0xFF300000U,
|
|
.secure_only = 0,
|
|
},
|
|
/* RPU0 IPI */
|
|
{
|
|
.ipi_bit_mask = 0x100,
|
|
.ipi_reg_base = 0xFF310000U,
|
|
.secure_only = 0,
|
|
},
|
|
/* RPU1 IPI */
|
|
{
|
|
.ipi_bit_mask = 0x200,
|
|
.ipi_reg_base = 0xFF320000U,
|
|
.secure_only = 0,
|
|
},
|
|
/* PMU0 IPI */
|
|
{
|
|
.ipi_bit_mask = 0x10000,
|
|
.ipi_reg_base = 0xFF330000U,
|
|
.secure_only = IPI_SECURE_MASK,
|
|
},
|
|
/* PMU1 IPI */
|
|
{
|
|
.ipi_bit_mask = 0x20000,
|
|
.ipi_reg_base = 0xFF331000U,
|
|
.secure_only = 0,
|
|
},
|
|
/* PMU2 IPI */
|
|
{
|
|
.ipi_bit_mask = 0x40000,
|
|
.ipi_reg_base = 0xFF332000U,
|
|
.secure_only = IPI_SECURE_MASK,
|
|
},
|
|
/* PMU3 IPI */
|
|
{
|
|
.ipi_bit_mask = 0x80000,
|
|
.ipi_reg_base = 0xFF333000U,
|
|
.secure_only = IPI_SECURE_MASK,
|
|
},
|
|
/* PL0 IPI */
|
|
{
|
|
.ipi_bit_mask = 0x1000000,
|
|
.ipi_reg_base = 0xFF340000U,
|
|
.secure_only = 0,
|
|
},
|
|
/* PL1 IPI */
|
|
{
|
|
.ipi_bit_mask = 0x2000000,
|
|
.ipi_reg_base = 0xFF350000U,
|
|
.secure_only = 0,
|
|
},
|
|
/* PL2 IPI */
|
|
{
|
|
.ipi_bit_mask = 0x4000000,
|
|
.ipi_reg_base = 0xFF360000U,
|
|
.secure_only = 0,
|
|
},
|
|
/* PL3 IPI */
|
|
{
|
|
.ipi_bit_mask = 0x8000000,
|
|
.ipi_reg_base = 0xFF370000U,
|
|
.secure_only = 0,
|
|
},
|
|
};
|
|
|
|
/**
|
|
* zynqmp_ipi_config_table_init() - Initialize ZynqMP IPI configuration data.
|
|
*
|
|
*/
|
|
void zynqmp_ipi_config_table_init(void)
|
|
{
|
|
ipi_config_table_init(zynqmp_ipi_table, ARRAY_SIZE(zynqmp_ipi_table));
|
|
}
|