mirror of
https://github.com/ARM-software/arm-trusted-firmware.git
synced 2025-04-17 01:54:22 +00:00
26da60e2a0
When RME is enabled the RMM is placed at the bottom of the NS RAM, meaning that NS_DRAM0_BASE has to be located after that. This patch disscociates the base of the NS RAM as defined by QEMU by introducing a new define, PLAT_QEMU_DRAM0_BASE. An offset can be added to that new define when the software's view of the base memory need to differ from QEMU. No change in functionality. Change-Id: I887f9993d5a61896352cfff17e0d92e2c2b9030a Signed-off-by: Mathieu Poirier <mathieu.poirier@linaro.org>
64 lines
1.6 KiB
Makefile
64 lines
1.6 KiB
Makefile
#
|
|
# Copyright (c) 2019-2023, Linaro Limited and Contributors. All rights reserved.
|
|
#
|
|
# SPDX-License-Identifier: BSD-3-Clause
|
|
#
|
|
|
|
PLAT_QEMU_PATH := plat/qemu/qemu_sbsa
|
|
PLAT_QEMU_COMMON_PATH := plat/qemu/common
|
|
|
|
CRASH_REPORTING := 1
|
|
|
|
# Disable the PSCI platform compatibility layer
|
|
ENABLE_PLAT_COMPAT := 0
|
|
|
|
SEPARATE_CODE_AND_RODATA := 1
|
|
ENABLE_STACK_PROTECTOR := 0
|
|
|
|
ifeq (${SPM_MM},1)
|
|
NEED_BL32 := yes
|
|
EL3_EXCEPTION_HANDLING := 1
|
|
endif
|
|
|
|
include plat/qemu/common/common.mk
|
|
|
|
# Enable new version of image loading on QEMU platforms
|
|
LOAD_IMAGE_V2 := 1
|
|
|
|
ifeq ($(NEED_BL32),yes)
|
|
$(eval $(call add_define,QEMU_LOAD_BL32))
|
|
endif
|
|
|
|
# Include GICv3 driver files
|
|
include drivers/arm/gic/v3/gicv3.mk
|
|
|
|
QEMU_GIC_SOURCES := ${GICV3_SOURCES} \
|
|
plat/common/plat_gicv3.c
|
|
|
|
BL31_SOURCES += ${PLAT_QEMU_PATH}/sbsa_gic.c \
|
|
${PLAT_QEMU_PATH}/sbsa_platform.c \
|
|
${PLAT_QEMU_PATH}/sbsa_pm.c \
|
|
${PLAT_QEMU_PATH}/sbsa_sip_svc.c \
|
|
${PLAT_QEMU_PATH}/sbsa_topology.c
|
|
|
|
BL31_SOURCES += ${FDT_WRAPPERS_SOURCES}
|
|
|
|
ifeq (${SPM_MM},1)
|
|
BL31_SOURCES += ${PLAT_QEMU_COMMON_PATH}/qemu_spm.c
|
|
endif
|
|
|
|
# Use known base for UEFI if not given from command line
|
|
# By default BL33 is at FLASH1 base
|
|
PRELOADED_BL33_BASE ?= 0x10000000
|
|
|
|
# Qemu SBSA plafrom only support SEC_SRAM
|
|
BL32_RAM_LOCATION_ID = SEC_SRAM_ID
|
|
$(eval $(call add_define,BL32_RAM_LOCATION_ID))
|
|
|
|
# Don't have the Linux kernel as a BL33 image by default
|
|
ARM_LINUX_KERNEL_AS_BL33 := 0
|
|
$(eval $(call assert_boolean,ARM_LINUX_KERNEL_AS_BL33))
|
|
$(eval $(call add_define,ARM_LINUX_KERNEL_AS_BL33))
|
|
|
|
ARM_PRELOADED_DTB_BASE := PLAT_QEMU_DRAM0_BASE
|
|
$(eval $(call add_define,ARM_PRELOADED_DTB_BASE))
|