mirror of
https://github.com/ARM-software/arm-trusted-firmware.git
synced 2025-04-17 10:04:26 +00:00

The only difference between GIC-500 and GIC-600 relevant to TF-A is the differing power management sequence. A certain GIC implementation is detectable at runtime, for instance by checking the IIDR register. Let's add that test before initiating the GIC-600 specific sequence, so the code can be used on both GIC-600 and GIC-500 chips alike, without deciding on a GIC chip at compile time. This means that the GIC-500 "driver" is now redundant. To allow minimal platform support, add a switch to disable GIC-600 support. Change-Id: I17ea97d9fb05874772ebaa13e6678b4ba3415557 Signed-off-by: Andre Przywara <andre.przywara@arm.com>
162 lines
3.7 KiB
C
162 lines
3.7 KiB
C
/*
|
|
* Copyright (c) 2017-2019, ARM Limited and Contributors. All rights reserved.
|
|
*
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
|
*/
|
|
|
|
/*
|
|
* Driver for GIC-500 and GIC-600 specific features. This driver only
|
|
* overrides APIs that are different to those generic ones in GICv3
|
|
* driver.
|
|
*
|
|
* GIC-600 supports independently power-gating redistributor interface.
|
|
*/
|
|
|
|
#include <assert.h>
|
|
|
|
#include <arch_helpers.h>
|
|
#include <drivers/arm/gicv3.h>
|
|
|
|
#include "gicv3_private.h"
|
|
|
|
/* GIC-600 specific register offsets */
|
|
#define GICR_PWRR 0x24
|
|
#define IIDR_MODEL_ARM_GIC_600 0x0200043b
|
|
|
|
/* GICR_PWRR fields */
|
|
#define PWRR_RDPD_SHIFT 0
|
|
#define PWRR_RDAG_SHIFT 1
|
|
#define PWRR_RDGPD_SHIFT 2
|
|
#define PWRR_RDGPO_SHIFT 3
|
|
|
|
#define PWRR_RDPD (1 << PWRR_RDPD_SHIFT)
|
|
#define PWRR_RDAG (1 << PWRR_RDAG_SHIFT)
|
|
#define PWRR_RDGPD (1 << PWRR_RDGPD_SHIFT)
|
|
#define PWRR_RDGPO (1 << PWRR_RDGPO_SHIFT)
|
|
|
|
/*
|
|
* Values to write to GICR_PWRR register to power redistributor
|
|
* for operating through the core (GICR_PWRR.RDAG = 0)
|
|
*/
|
|
#define PWRR_ON (0 << PWRR_RDPD_SHIFT)
|
|
#define PWRR_OFF (1 << PWRR_RDPD_SHIFT)
|
|
|
|
#if GICV3_SUPPORT_GIC600
|
|
|
|
/* GIC-600 specific accessor functions */
|
|
static void gicr_write_pwrr(uintptr_t base, unsigned int val)
|
|
{
|
|
mmio_write_32(base + GICR_PWRR, val);
|
|
}
|
|
|
|
static uint32_t gicr_read_pwrr(uintptr_t base)
|
|
{
|
|
return mmio_read_32(base + GICR_PWRR);
|
|
}
|
|
|
|
static void gicr_wait_group_not_in_transit(uintptr_t base)
|
|
{
|
|
/* Check group not transitioning: RDGPD == RDGPO */
|
|
while (((gicr_read_pwrr(base) & PWRR_RDGPD) >> PWRR_RDGPD_SHIFT) !=
|
|
((gicr_read_pwrr(base) & PWRR_RDGPO) >> PWRR_RDGPO_SHIFT))
|
|
;
|
|
}
|
|
|
|
static void gic600_pwr_on(uintptr_t base)
|
|
{
|
|
do { /* Wait until group not transitioning */
|
|
gicr_wait_group_not_in_transit(base);
|
|
|
|
/* Power on redistributor */
|
|
gicr_write_pwrr(base, PWRR_ON);
|
|
|
|
/*
|
|
* Wait until the power on state is reflected.
|
|
* If RDPD == 0 then powered on.
|
|
*/
|
|
} while ((gicr_read_pwrr(base) & PWRR_RDPD) != PWRR_ON);
|
|
}
|
|
|
|
static void gic600_pwr_off(uintptr_t base)
|
|
{
|
|
/* Wait until group not transitioning */
|
|
gicr_wait_group_not_in_transit(base);
|
|
|
|
/* Power off redistributor */
|
|
gicr_write_pwrr(base, PWRR_OFF);
|
|
|
|
/*
|
|
* If this is the last man, turning this redistributor frame off will
|
|
* result in the group itself being powered off and RDGPD = 1.
|
|
* In that case, wait as long as it's in transition, or has aborted
|
|
* the transition altogether for any reason.
|
|
*/
|
|
if ((gicr_read_pwrr(base) & PWRR_RDGPD) != 0) {
|
|
/* Wait until group not transitioning */
|
|
gicr_wait_group_not_in_transit(base);
|
|
}
|
|
}
|
|
|
|
static uintptr_t get_gicr_base(unsigned int proc_num)
|
|
{
|
|
uintptr_t gicr_base;
|
|
|
|
assert(gicv3_driver_data);
|
|
assert(proc_num < gicv3_driver_data->rdistif_num);
|
|
assert(gicv3_driver_data->rdistif_base_addrs);
|
|
|
|
gicr_base = gicv3_driver_data->rdistif_base_addrs[proc_num];
|
|
assert(gicr_base);
|
|
|
|
return gicr_base;
|
|
}
|
|
|
|
static bool gicv3_is_gic600(uintptr_t gicr_base)
|
|
{
|
|
uint32_t reg = mmio_read_32(gicr_base + GICR_IIDR);
|
|
|
|
return (reg & IIDR_MODEL_MASK) == IIDR_MODEL_ARM_GIC_600;
|
|
}
|
|
|
|
#endif
|
|
|
|
void gicv3_distif_pre_save(unsigned int proc_num)
|
|
{
|
|
arm_gicv3_distif_pre_save(proc_num);
|
|
}
|
|
|
|
void gicv3_distif_post_restore(unsigned int proc_num)
|
|
{
|
|
arm_gicv3_distif_post_restore(proc_num);
|
|
}
|
|
|
|
|
|
/*
|
|
* Power off GIC-600 redistributor (if configured and detected)
|
|
*/
|
|
void gicv3_rdistif_off(unsigned int proc_num)
|
|
{
|
|
#if GICV3_SUPPORT_GIC600
|
|
uintptr_t gicr_base = get_gicr_base(proc_num);
|
|
|
|
/* Attempt to power redistributor off */
|
|
if (gicv3_is_gic600(gicr_base)) {
|
|
gic600_pwr_off(gicr_base);
|
|
}
|
|
#endif
|
|
}
|
|
|
|
/*
|
|
* Power on GIC-600 redistributor (if configured and detected)
|
|
*/
|
|
void gicv3_rdistif_on(unsigned int proc_num)
|
|
{
|
|
#if GICV3_SUPPORT_GIC600
|
|
uintptr_t gicr_base = get_gicr_base(proc_num);
|
|
|
|
/* Power redistributor on */
|
|
if (gicv3_is_gic600(gicr_base)) {
|
|
gic600_pwr_on(gicr_base);
|
|
}
|
|
#endif
|
|
}
|