Soby Mathew add403514d Add CPU specific power management operations ... This patch adds CPU core and cluster power down sequences to the CPU specific operations framework introduced in a earlier patch. Cortex-A53, Cortex-A57 and generic AEM sequences have been added. The latter is suitable for the Foundation and Base AEM FVPs. A pointer to each CPU's operations structure is saved in the per-cpu data so that it can be easily accessed during power down seqeunces. An optional platform API has been introduced to allow a platform to disable the Accelerator Coherency Port (ACP) during a cluster power down sequence. The weak definition of this function (plat_disable_acp()) does not take any action. It should be overriden with a strong definition if the ACP is present on a platform. Change-Id: I8d09bd40d2f528a28d2d3f19b77101178778685d		2014-08-20 19:14:31 +01:00
..
aarch64	Add CPU specific power management operations	2014-08-20 19:14:31 +01:00
bl31.ld.S	Introduce framework for CPU specific operations	2014-08-20 19:13:25 +01:00
bl31.mk	Introduce framework for CPU specific operations	2014-08-20 19:13:25 +01:00
bl31_main.c	Rationalize console log output	2014-08-12 16:51:18 +01:00
context_mgmt.c	Optimize EL3 register state stored in cpu_context structure	2014-07-31 10:09:58 +01:00
cpu_data_array.c	Rework the crash reporting in BL3-1 to use less stack	2014-07-28 11:03:20 +01:00
interrupt_mgmt.c	Rework incorrect use of assert() and panic() in codebase	2014-07-28 12:20:16 +01:00
runtime_svc.c	Remove all checkpatch errors from codebase	2014-06-24 12:50:00 +01:00