mirror of
https://github.com/ARM-software/arm-trusted-firmware.git
synced 2025-04-16 09:34:18 +00:00
f834b64f88
The Raspberry Pi 5 is a single-board computer based on BCM2712 that contains four Arm Cortex-A76 cores. This change introduces minimal BL31 support with PSCI that has been validated to boot Linux and a private EDK2 build. It's a drop-in replacement for the custom TF-A armstub now included in the EEPROM images. Change-Id: Id72a0370f54e71ac97c3daa1bacedacb7dec148f Signed-off-by: Mario Bălănică <mariobalanica02@gmail.com>
107 lines
2.9 KiB
Makefile
107 lines
2.9 KiB
Makefile
#
|
|
# Copyright (c) 2015-2024, Arm Limited and Contributors. All rights reserved.
|
|
# Copyright (c) 2024, Mario Bălănică <mariobalanica02@gmail.com>
|
|
#
|
|
# SPDX-License-Identifier: BSD-3-Clause
|
|
#
|
|
|
|
include lib/xlat_tables_v2/xlat_tables.mk
|
|
|
|
include drivers/arm/gic/v2/gicv2.mk
|
|
|
|
PLAT_INCLUDES := -Iplat/rpi/common/include \
|
|
-Iplat/rpi/rpi5/include
|
|
|
|
PLAT_BL_COMMON_SOURCES := drivers/arm/pl011/aarch64/pl011_console.S \
|
|
plat/rpi/common/rpi3_common.c \
|
|
plat/rpi/common/rpi3_console_pl011.c \
|
|
${XLAT_TABLES_LIB_SRCS}
|
|
|
|
BL31_SOURCES += lib/cpus/aarch64/cortex_a76.S \
|
|
plat/rpi/common/aarch64/plat_helpers.S \
|
|
plat/rpi/common/aarch64/armstub8_header.S \
|
|
drivers/delay_timer/delay_timer.c \
|
|
plat/common/plat_gicv2.c \
|
|
plat/rpi/common/rpi4_bl31_setup.c \
|
|
plat/rpi/rpi5/rpi5_setup.c \
|
|
plat/rpi/common/rpi3_pm.c \
|
|
plat/common/plat_psci_common.c \
|
|
plat/rpi/common/rpi3_topology.c \
|
|
${GICV2_SOURCES}
|
|
|
|
# For now we only support BL31, using the kernel loaded by the GPU firmware.
|
|
RESET_TO_BL31 := 1
|
|
|
|
# All CPUs enter armstub8.bin.
|
|
COLD_BOOT_SINGLE_CPU := 0
|
|
|
|
# Tune compiler for Cortex-A76
|
|
ifeq ($(notdir $(CC)),armclang)
|
|
TF_CFLAGS_aarch64 += -mcpu=cortex-a76
|
|
else ifneq ($(findstring clang,$(notdir $(CC))),)
|
|
TF_CFLAGS_aarch64 += -mcpu=cortex-a76
|
|
else
|
|
TF_CFLAGS_aarch64 += -mtune=cortex-a76
|
|
endif
|
|
|
|
# Add support for platform supplied linker script for BL31 build
|
|
$(eval $(call add_define,PLAT_EXTRA_LD_SCRIPT))
|
|
|
|
# Enable all errata workarounds for Cortex-A76 r4p1
|
|
ERRATA_A76_1946160 := 1
|
|
ERRATA_A76_2743102 := 1
|
|
|
|
# Add new default target when compiling this platform
|
|
all: bl31
|
|
|
|
# Build config flags
|
|
# ------------------
|
|
|
|
# Disable stack protector by default
|
|
ENABLE_STACK_PROTECTOR := 0
|
|
|
|
# Have different sections for code and rodata
|
|
SEPARATE_CODE_AND_RODATA := 1
|
|
|
|
# Hardware-managed coherency
|
|
HW_ASSISTED_COHERENCY := 1
|
|
USE_COHERENT_MEM := 0
|
|
|
|
# Cortex-A76 is 64-bit only
|
|
CTX_INCLUDE_AARCH32_REGS := 0
|
|
|
|
# Platform build flags
|
|
# --------------------
|
|
|
|
# There is not much else than a Linux kernel to load at the moment.
|
|
RPI3_DIRECT_LINUX_BOOT := 1
|
|
|
|
# BL33 images can only be AArch64 on this platform.
|
|
RPI3_BL33_IN_AARCH32 := 0
|
|
|
|
# UART to use at runtime. -1 means the runtime UART is disabled.
|
|
# Any other value means the default UART will be used.
|
|
RPI3_RUNTIME_UART := 0
|
|
|
|
# Use normal memory mapping for ROM, FIP, SRAM and DRAM
|
|
RPI3_USE_UEFI_MAP := 0
|
|
|
|
# Process platform flags
|
|
# ----------------------
|
|
|
|
$(eval $(call add_define,RPI3_BL33_IN_AARCH32))
|
|
$(eval $(call add_define,RPI3_DIRECT_LINUX_BOOT))
|
|
ifdef RPI3_PRELOADED_DTB_BASE
|
|
$(eval $(call add_define,RPI3_PRELOADED_DTB_BASE))
|
|
endif
|
|
$(eval $(call add_define,RPI3_RUNTIME_UART))
|
|
$(eval $(call add_define,RPI3_USE_UEFI_MAP))
|
|
|
|
ifeq (${ARCH},aarch32)
|
|
$(error Error: AArch32 not supported on rpi5)
|
|
endif
|
|
|
|
ifneq ($(ENABLE_STACK_PROTECTOR), 0)
|
|
PLAT_BL_COMMON_SOURCES += drivers/rpi3/rng/rpi3_rng.c \
|
|
plat/rpi/common/rpi3_stack_protector.c
|
|
endif
|