mirror of
https://github.com/ARM-software/arm-trusted-firmware.git
synced 2025-04-16 09:34:18 +00:00
![]() Implement burst speed read/write for SOC and LWSOC. Set bridge control register to enable the register bit Change-Id: I815b912cb90d79a548163d198eea177d70dfbc0d Signed-off-by: Jit Loon Lim <jit.loon.lim@intel.com> Signed-off-by: Sieu Mun Tang <sieu.mun.tang@intel.com> |
||
---|---|---|
.. | ||
agilex | ||
agilex5 | ||
common | ||
n5x | ||
stratix10 |