mirror of
https://github.com/ARM-software/arm-trusted-firmware.git
synced 2025-04-16 09:34:18 +00:00
f808873372
In the chapter about FEAT_SPE (D16.4 specifically) it is stated that "Sampling is always disabled at EL3". That means that disabling sampling (writing PMBLIMITR_EL1.E to 0) is redundant and can be removed. The only reason we save/restore SPE context is because of that disable, so those can be removed too. There's the issue of draining the profiling buffer though. No new samples will have been generated since entering EL3. However, old samples might still be in-flight. Unless synchronised by a psb csync, those might be affected by our extensive context mutation. Adding a psb in prepare_el3_entry should cater for that. Note that prior to the introduction of root context this was not a problem as context remained unchanged and the hooks took care of the rest. Then, the only time we care about the buffer actually making it to memory is when we exit coherency. On HW_ASSISTED_COHERENCY systems we don't have to do anything, it should be handled for us. Systems without it need a dsb to wait for them to complete. There should be one already in each cpu's powerdown hook which should work. While on the topic of barriers, the esb barrier is no longer used. Remove it. Change-Id: I9736fc7d109702c63e7d403dc9e2a4272828afb2 Signed-off-by: Boyan Karatotev <boyan.karatotev@arm.com> |
||
|---|---|---|
| .. | ||
| amu.h | ||
| brbe.h | ||
| debug_v8p9.h | ||
| fgt2.h | ||
| fpmr.h | ||
| mpam.h | ||
| pauth.h | ||
| pmuv3.h | ||
| ras.h | ||
| ras_arch.h | ||
| sme.h | ||
| spe.h | ||
| sve.h | ||
| sys_reg_trace.h | ||
| sysreg128.h | ||
| tcr2.h | ||
| trbe.h | ||
| trf.h | ||