mirror of
https://github.com/ARM-software/arm-trusted-firmware.git
synced 2025-04-07 21:33:54 +00:00
4d9b8281f3
On RD-V3 platform and variants, Hafnium is used as SPMC running at S-EL2 and manage SP running at S-EL0. Hafnium is loaded and configured as BL32 image. SP is loaded by SP load framework and configured by Hafnium. Add the dts files needed to enable load and configuration of hafnium and SP. Signed-off-by: Nishant Sharma <nishant.sharma@arm.com> Signed-off-by: Rohit Mathew <rohit.mathew@arm.com> Signed-off-by: Rakshit Goyal <rakshit.goyal@arm.com> Change-Id: I7de72052323ff9106d7bedbaaf5ece3272e9a6cd
37 lines
560 B
Text
37 lines
560 B
Text
/*
|
|
* Copyright (c) 2025, Arm Limited and Contributors. All rights reserved.
|
|
*
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
|
*/
|
|
|
|
#ifndef RD_V3_DEFS_DTSI
|
|
#define RD_V3_DEFS_DTSI
|
|
|
|
#define CONCAT(x, y) x##y
|
|
#define CONC(x, y) CONCAT(x, y)
|
|
|
|
#define ADR(n) \
|
|
CPU##n:cpu@n##0000 {
|
|
|
|
#define PRE \
|
|
device_type = "cpu"; \
|
|
compatible = "arm,armv8";
|
|
|
|
#define CPU_0 \
|
|
CPU0:cpu@0 { \
|
|
PRE \
|
|
reg = <0x0 0x0>;\
|
|
};
|
|
|
|
#define POST };
|
|
|
|
/*
|
|
* n - CPU number
|
|
*/
|
|
#define CPU(n) \
|
|
ADR(n) \
|
|
PRE \
|
|
reg = <0x0 CONC(0x, CONC(n, 0000))>; \
|
|
POST
|
|
|
|
#endif /* RD_V3_DEFS_DTSI */
|