Younghyun Park 6fbc98b15d feat(cpus): support to update External LLC presence in Neoverse N3 ... The CPUECTLR_EL1.EXTLLC bit indicates that an external last level cache(LLC) is present in the system. The default value is internal LLC. Some systems which may have External LLC can enable the External LLC presece with the build option 'NEOVERSE_Nx_EXTERNAL_LLC'. Change-Id: I2567283a55c0d6e2f9fd986b7dbab91c7a815d3d Signed-off-by: Younghyun Park <younghyunpark@google.com>		2024-05-08 17:22:50 -07:00
..
aarch32	refactor(cpus): add Cortex-A57 errata framework information	2023-08-24 14:27:42 -05:00
aarch64	feat(cpus): support to update External LLC presence in Neoverse N3	2024-05-08 17:22:50 -07:00
cpu-ops.mk	fix(cpus): workaround for Cortex-X4 erratum 2763018	2024-04-23 15:14:15 -05:00
errata_report.c	fix(cpus): reduce generic_errata_report()'s size	2023-06-15 10:14:59 +01:00