Djam/arm-trusted-firmware
1
0
Fork 0
mirror of https://github.com/ARM-software/arm-trusted-firmware.git synced 2025-04-16 09:34:18 +00:00
Code Issues Projects Releases Packages Wiki Activity Actions

feat(cpus): support to update External LLC presence in Neoverse N3

Browse source 
The CPUECTLR_EL1.EXTLLC bit indicates that an external last level
cache(LLC) is present in the system. The default value is internal LLC.
Some systems which may have External LLC can enable the External LLC
presece with the build option 'NEOVERSE_Nx_EXTERNAL_LLC'.

Change-Id: I2567283a55c0d6e2f9fd986b7dbab91c7a815d3d
Signed-off-by: Younghyun Park <younghyunpark@google.com>
This commit is contained in:
Younghyun Park 2024-05-08 17:22:38 -07:00
parent 69c4bf9ae3
commit 6fbc98b15d
2 changed files with 6 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

1
include/lib/cpus/aarch64/neoverse_n3.h
View file

@ -13,6 +13,7 @@
* CPU Extended Control register specific definitions
******************************************************************************/
#define NEOVERSE_N3_CPUECTLR_EL1 S3_0_C15_C1_4
#define NEOVERSE_N3_CPUECTLR_EL1_EXTLLC_BIT (ULL(1) << 0)
/*******************************************************************************
* CPU Power Control register specific definitions

5
lib/cpus/aarch64/neoverse_n3.S
View file

@ -24,6 +24,11 @@
cpu_reset_func_start neoverse_n3
/* Disable speculative loads */
msr SSBS, xzr
#if NEOVERSE_Nx_EXTERNAL_LLC
/* Some systems may have External LLC, core needs to be made aware */
sysreg_bit_set NEOVERSE_N3_CPUECTLR_EL1, NEOVERSE_N3_CPUECTLR_EL1_EXTLLC_BIT
#endif
cpu_reset_func_end neoverse_n3
/* ----------------------------------------------------