mirror of
https://github.com/ARM-software/arm-trusted-firmware.git
synced 2025-04-15 09:04:17 +00:00

BL2_AT_EL3 is an overloaded macro which has two uses: 1. When BL2 is entry point into TF-A(no BL1) 2. When BL2 is running at EL3 exception level These two scenarios are not exactly same even though first implicitly means second to be true. To distinguish between these two use cases we introduce new macros. BL2_AT_EL3 is renamed to RESET_TO_BL2 to better convey both 1. and 2. Additional macro BL2_RUNS_AT_EL3 is added to cover all scenarious where BL2 runs at EL3 (including four world systems). BREAKING CHANGE: BL2_AT_EL3 renamed to RESET_TO_BL2 across the repository. Change-Id: I477e1d0f843b44b799c216670e028fcb3509fb72 Signed-off-by: Arvind Ram Prakash <arvind.ramprakash@arm.com> Signed-off-by: Maksims Svecovs <maksims.svecovs@arm.com>
40 lines
803 B
Makefile
40 lines
803 B
Makefile
#
|
|
# Copyright (c) 2018-2023, ARM Limited and Contributors. All rights reserved.
|
|
#
|
|
# SPDX-License-Identifier: BSD-3-Clause
|
|
#
|
|
|
|
# Include imx7 common
|
|
include plat/imx/imx7/common/imx7.mk
|
|
|
|
# Platform
|
|
PLAT_INCLUDES += -Iplat/imx/imx7/picopi/include \
|
|
|
|
BL2_SOURCES += drivers/imx/usdhc/imx_usdhc.c \
|
|
plat/imx/imx7/picopi/picopi_bl2_el3_setup.c \
|
|
|
|
# Build config flags
|
|
# ------------------
|
|
|
|
ARM_CORTEX_A7 := yes
|
|
WORKAROUND_CVE_2017_5715 := 0
|
|
|
|
RESET_TO_BL31 := 0
|
|
|
|
# Non-TF Boot ROM
|
|
RESET_TO_BL2 := 1
|
|
|
|
# Indicate single-core
|
|
COLD_BOOT_SINGLE_CPU := 1
|
|
|
|
# Have different sections for code and rodata
|
|
SEPARATE_CODE_AND_RODATA := 1
|
|
|
|
# Use Coherent memory
|
|
USE_COHERENT_MEM := 1
|
|
|
|
# Use multi console API
|
|
MULTI_CONSOLE_API := 1
|
|
|
|
PLAT_PICOPI_UART :=5
|
|
$(eval $(call add_define,PLAT_PICOPI_UART))
|