mirror of
https://github.com/ARM-software/arm-trusted-firmware.git
synced 2025-04-08 05:43:53 +00:00
328d304d27
Rename Neoverse Poseidon to Neoverse V3, make changes to related build flags, macros, file names etc. Change-Id: I9e40ba8f80b7390703d543787e6cd2ab6301e891 Signed-off-by: Sona Mathew <sonarebecca.mathew@arm.com>
28 lines
970 B
C
28 lines
970 B
C
/*
|
|
* Copyright (c) 2022-2024, Arm Limited. All rights reserved.
|
|
*
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
|
*/
|
|
|
|
#ifndef NEOVERSE_V3_H
|
|
#define NEOVERSE_V3_H
|
|
|
|
|
|
#define NEOVERSE_V3_VNAE_MIDR U(0x410FD830)
|
|
#define NEOVERSE_V3_MIDR U(0x410FD840)
|
|
|
|
/* Neoverse V3 loop count for CVE-2022-23960 mitigation */
|
|
#define NEOVERSE_V3_BHB_LOOP_COUNT U(132)
|
|
|
|
/*******************************************************************************
|
|
* CPU Extended Control register specific definitions.
|
|
******************************************************************************/
|
|
#define NEOVERSE_V3_CPUECTLR_EL1 S3_0_C15_C1_4
|
|
|
|
/*******************************************************************************
|
|
* CPU Power Control register specific definitions
|
|
******************************************************************************/
|
|
#define NEOVERSE_V3_CPUPWRCTLR_EL1 S3_0_C15_C2_7
|
|
#define NEOVERSE_V3_CPUPWRCTLR_EL1_CORE_PWRDN_BIT U(1)
|
|
|
|
#endif /* NEOVERSE_V3_H */
|