arm-trusted-firmware/lib/extensions
Boyan Karatotev 2590e819eb perf(mpmm): greatly simplify MPMM enablement
MPMM is a core-specific microarchitectural feature. It has been present
in every Arm core since the Cortex-A510 and has been implemented in
exactly the same way. Despite that, it is enabled more like an
architectural feature with a top level enable flag. This utilised the
identical implementation.

This duality has left MPMM in an awkward place, where its enablement
should be generic, like an architectural feature, but since it is not,
it should also be core-specific if it ever changes. One choice to do
this has been through the device tree.

This has worked just fine so far, however, recent implementations expose
a weakness in that this is rather slow - the device tree has to be read,
there's a long call stack of functions with many branches, and system
registers are read. In the hot path of PSCI CPU powerdown, this has a
significant and measurable impact. Besides it being a rather large
amount of code that is difficult to understand.

Since MPMM is a microarchitectural feature, its correct placement is in
the reset function. The essence of the current enablement is to write
CPUPPMCR_EL3.MPMM_EN if CPUPPMCR_EL3.MPMMPINCTL == 0. Replacing the C
enablement with an assembly macro in each CPU's reset function achieves
the same effect with just a single close branch and a grand total of 6
instructions (versus the old 2 branches and 32 instructions).

Having done this, the device tree entry becomes redundant. Should a core
that doesn't support MPMM arise, this can cleanly be handled in the
reset function. As such, the whole ENABLE_MPMM_FCONF and platform hooks
mechanisms become obsolete and are removed.

Change-Id: I1d0475b21a1625bb3519f513ba109284f973ffdf
Signed-off-by: Boyan Karatotev <boyan.karatotev@arm.com>
2025-02-25 08:50:45 +00:00
..
amu perf(mpmm): greatly simplify MPMM enablement 2025-02-25 08:50:45 +00:00
brbe refactor(cm): change owning security state when a feature is disabled 2025-01-06 07:38:23 +00:00
debug feat(debugv8p9): add support for FEAT_Debugv8p9 2024-07-18 13:49:43 -05:00
fgt feat(fgt2): add support for FEAT_FGT2 2024-07-18 13:49:43 -05:00
fpmr feat(fpmr): disable FPMR trap 2024-12-12 10:03:23 -06:00
mpam refactor(cm): move MPAM3_EL3 reg to per world context 2023-12-21 12:37:21 +00:00
pauth chore(pauth): remove redundant pauth_disable_el3() call 2023-04-28 08:09:14 +01:00
pmuv3 feat(pmuv3): setup per world MDCR_EL3 2025-01-24 10:09:08 +00:00
ras chore: update to use Arm word across TF-A 2023-08-08 15:12:30 +01:00
sme refactor(cpufeat): add macro to simplify is_feat_xx_present 2024-05-02 12:16:16 -05:00
spe fix(cm): change back owning security state when a feature is disabled 2025-01-14 09:06:37 +00:00
sve refactor(cm): move EL3 registers to global context 2023-10-31 11:18:42 +00:00
sys_reg_trace refactor(cm): move EL3 registers to global context 2023-10-31 11:18:42 +00:00
sysreg128 fix: add support for 128-bit sysregs to EL3 crash handler 2025-02-05 21:19:15 +01:00
tcr feat(cm): handle asymmetry for FEAT_TCR2 2024-09-05 16:28:23 +01:00
trbe fix(cm): change back owning security state when a feature is disabled 2025-01-14 09:06:37 +00:00
trf feat(cm): context switch MDCR_EL3 register 2024-06-25 13:50:32 +01:00