mirror of
https://github.com/ARM-software/arm-trusted-firmware.git
synced 2025-04-15 17:14:21 +00:00
caee2733ba
Enable the DDR frequency scaling support on i.MX8ULP. Normally, the freq_index define is as below: 0: boot frequency; 1: low frequency(PLL bypassed); 2. high frequency(PLL ON). Currently, DDR DFS only do frequency switching between Low freq and high freq. Signed-off-by: Jacky Bai <ping.bai@nxp.com> Reviewed-by: Ye Li <ye.li@nxp.com> Change-Id: I3acd8bdf75e2dd6dff645b9f597dcfc0a756c428
105 lines
2.7 KiB
C
105 lines
2.7 KiB
C
/*
|
|
* Copyright (c) 2015-2024, ARM Limited and Contributors. All rights reserved.
|
|
*
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
|
*/
|
|
|
|
#include <stdint.h>
|
|
|
|
#include <common/debug.h>
|
|
#include <common/runtime_svc.h>
|
|
#include <drivers/scmi-msg.h>
|
|
#include <lib/pmf/pmf.h>
|
|
#include <tools_share/uuid.h>
|
|
|
|
#include <imx_sip_svc.h>
|
|
|
|
static int32_t imx_sip_setup(void)
|
|
{
|
|
return 0;
|
|
}
|
|
|
|
static uintptr_t imx_sip_handler(unsigned int smc_fid,
|
|
u_register_t x1,
|
|
u_register_t x2,
|
|
u_register_t x3,
|
|
u_register_t x4,
|
|
void *cookie,
|
|
void *handle,
|
|
u_register_t flags)
|
|
{
|
|
switch (smc_fid) {
|
|
case IMX_SIP_AARCH32:
|
|
SMC_RET1(handle, imx_kernel_entry_handler(smc_fid, x1, x2, x3, x4));
|
|
break;
|
|
#if defined(PLAT_imx8ulp)
|
|
case IMX_SIP_SCMI:
|
|
scmi_smt_fastcall_smc_entry(0);
|
|
SMC_RET1(handle, 0);
|
|
break;
|
|
case IMX_SIP_HIFI_XRDC:
|
|
SMC_RET1(handle, imx_hifi_xrdc(smc_fid));
|
|
break;
|
|
case IMX_SIP_DDR_DVFS:
|
|
return dram_dvfs_handler(smc_fid, handle, x1, x2, x3);
|
|
#endif
|
|
#if defined(PLAT_imx8mq)
|
|
case IMX_SIP_GET_SOC_INFO:
|
|
SMC_RET1(handle, imx_soc_info_handler(smc_fid, x1, x2, x3));
|
|
break;
|
|
case IMX_SIP_GPC:
|
|
SMC_RET1(handle, imx_gpc_handler(smc_fid, x1, x2, x3));
|
|
break;
|
|
case IMX_SIP_DDR_DVFS:
|
|
return dram_dvfs_handler(smc_fid, handle, x1, x2, x3);
|
|
#endif
|
|
#if defined(PLAT_imx8mm) || defined(PLAT_imx8mn) || defined(PLAT_imx8mp)
|
|
case IMX_SIP_DDR_DVFS:
|
|
return dram_dvfs_handler(smc_fid, handle, x1, x2, x3);
|
|
case IMX_SIP_GPC:
|
|
SMC_RET1(handle, imx_gpc_handler(smc_fid, x1, x2, x3));
|
|
break;
|
|
#endif
|
|
#if (defined(PLAT_imx8qm) || defined(PLAT_imx8qx))
|
|
case IMX_SIP_SRTC:
|
|
return imx_srtc_handler(smc_fid, handle, x1, x2, x3, x4);
|
|
case IMX_SIP_CPUFREQ:
|
|
SMC_RET1(handle, imx_cpufreq_handler(smc_fid, x1, x2, x3));
|
|
break;
|
|
case IMX_SIP_WAKEUP_SRC:
|
|
SMC_RET1(handle, imx_wakeup_src_handler(smc_fid, x1, x2, x3));
|
|
case IMX_SIP_OTP_READ:
|
|
case IMX_SIP_OTP_WRITE:
|
|
return imx_otp_handler(smc_fid, handle, x1, x2);
|
|
case IMX_SIP_MISC_SET_TEMP:
|
|
SMC_RET1(handle, imx_misc_set_temp_handler(smc_fid, x1, x2, x3, x4));
|
|
#endif
|
|
#if defined(PLAT_imx8mm) || defined(PLAT_imx8mq) || defined(PLAT_imx8mn) || \
|
|
defined(PLAT_imx8mp)
|
|
case IMX_SIP_SRC:
|
|
SMC_RET1(handle, imx_src_handler(smc_fid, x1, x2, x3, handle));
|
|
break;
|
|
#endif
|
|
#if defined(PLAT_imx8mm) || defined(PLAT_imx8mn) || defined(PLAT_imx8mp)
|
|
case IMX_SIP_HAB:
|
|
SMC_RET1(handle, imx_hab_handler(smc_fid, x1, x2, x3, x4));
|
|
break;
|
|
#endif
|
|
case IMX_SIP_BUILDINFO:
|
|
SMC_RET1(handle, imx_buildinfo_handler(smc_fid, x1, x2, x3, x4));
|
|
default:
|
|
WARN("Unimplemented i.MX SiP Service Call: 0x%x\n", smc_fid);
|
|
SMC_RET1(handle, SMC_UNK);
|
|
break;
|
|
}
|
|
}
|
|
|
|
/* Define a runtime service descriptor for fast SMC calls */
|
|
DECLARE_RT_SVC(
|
|
imx_sip_svc,
|
|
OEN_SIP_START,
|
|
OEN_SIP_END,
|
|
SMC_TYPE_FAST,
|
|
imx_sip_setup,
|
|
imx_sip_handler
|
|
);
|