mirror of
https://github.com/ARM-software/arm-trusted-firmware.git
synced 2025-04-08 05:43:53 +00:00
09d40e0e08
Enforce full include path for includes. Deprecate old paths.
The following folders inside include/lib have been left unchanged:
- include/lib/cpus/${ARCH}
- include/lib/el3_runtime/${ARCH}
The reason for this change is that having a global namespace for
includes isn't a good idea. It defeats one of the advantages of having
folders and it introduces problems that are sometimes subtle (because
you may not know the header you are actually including if there are two
of them).
For example, this patch had to be created because two headers were
called the same way: e0ea0928d5 ("Fix gpio includes of mt8173 platform
to avoid collision."). More recently, this patch has had similar
problems: 46f9b2c3a2 ("drivers: add tzc380 support").
This problem was introduced in commit 4ecca33988 ("Move include and
source files to logical locations"). At that time, there weren't too
many headers so it wasn't a real issue. However, time has shown that
this creates problems.
Platforms that want to preserve the way they include headers may add the
removed paths to PLAT_INCLUDES, but this is discouraged.
Change-Id: I39dc53ed98f9e297a5966e723d1936d6ccf2fc8f
Signed-off-by: Antonio Nino Diaz <antonio.ninodiaz@arm.com>
153 lines
4 KiB
C
153 lines
4 KiB
C
/*
|
|
* Copyright (c) 2014-2018, ARM Limited and Contributors. All rights reserved.
|
|
*
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
|
*/
|
|
|
|
#ifndef TSP_PRIVATE_H
|
|
#define TSP_PRIVATE_H
|
|
|
|
/* Definitions to help the assembler access the SMC/ERET args structure */
|
|
#define TSP_ARGS_SIZE 0x40
|
|
#define TSP_ARG0 0x0
|
|
#define TSP_ARG1 0x8
|
|
#define TSP_ARG2 0x10
|
|
#define TSP_ARG3 0x18
|
|
#define TSP_ARG4 0x20
|
|
#define TSP_ARG5 0x28
|
|
#define TSP_ARG6 0x30
|
|
#define TSP_ARG7 0x38
|
|
#define TSP_ARGS_END 0x40
|
|
|
|
|
|
#ifndef __ASSEMBLY__
|
|
|
|
#include <stdint.h>
|
|
|
|
#include <platform_def.h> /* For CACHE_WRITEBACK_GRANULE */
|
|
|
|
#include <bl32/tsp/tsp.h>
|
|
#include <lib/cassert.h>
|
|
#include <lib/spinlock.h>
|
|
|
|
typedef struct work_statistics {
|
|
/* Number of s-el1 interrupts on this cpu */
|
|
uint32_t sel1_intr_count;
|
|
/* Number of non s-el1 interrupts on this cpu which preempted TSP */
|
|
uint32_t preempt_intr_count;
|
|
/* Number of sync s-el1 interrupts on this cpu */
|
|
uint32_t sync_sel1_intr_count;
|
|
/* Number of s-el1 interrupts returns on this cpu */
|
|
uint32_t sync_sel1_intr_ret_count;
|
|
uint32_t smc_count; /* Number of returns on this cpu */
|
|
uint32_t eret_count; /* Number of entries on this cpu */
|
|
uint32_t cpu_on_count; /* Number of cpu on requests */
|
|
uint32_t cpu_off_count; /* Number of cpu off requests */
|
|
uint32_t cpu_suspend_count; /* Number of cpu suspend requests */
|
|
uint32_t cpu_resume_count; /* Number of cpu resume requests */
|
|
} __aligned(CACHE_WRITEBACK_GRANULE) work_statistics_t;
|
|
|
|
typedef struct tsp_args {
|
|
uint64_t _regs[TSP_ARGS_END >> 3];
|
|
} __aligned(CACHE_WRITEBACK_GRANULE) tsp_args_t;
|
|
|
|
/* Macros to access members of the above structure using their offsets */
|
|
#define read_sp_arg(args, offset) ((args)->_regs[offset >> 3])
|
|
#define write_sp_arg(args, offset, val) (((args)->_regs[offset >> 3]) \
|
|
= val)
|
|
/*
|
|
* Ensure that the assembler's view of the size of the tsp_args is the
|
|
* same as the compilers
|
|
*/
|
|
CASSERT(TSP_ARGS_SIZE == sizeof(tsp_args_t), assert_sp_args_size_mismatch);
|
|
|
|
void tsp_get_magic(uint64_t args[4]);
|
|
|
|
tsp_args_t *tsp_cpu_resume_main(uint64_t max_off_pwrlvl,
|
|
uint64_t arg1,
|
|
uint64_t arg2,
|
|
uint64_t arg3,
|
|
uint64_t arg4,
|
|
uint64_t arg5,
|
|
uint64_t arg6,
|
|
uint64_t arg7);
|
|
tsp_args_t *tsp_cpu_suspend_main(uint64_t arg0,
|
|
uint64_t arg1,
|
|
uint64_t arg2,
|
|
uint64_t arg3,
|
|
uint64_t arg4,
|
|
uint64_t arg5,
|
|
uint64_t arg6,
|
|
uint64_t arg7);
|
|
tsp_args_t *tsp_cpu_on_main(void);
|
|
tsp_args_t *tsp_cpu_off_main(uint64_t arg0,
|
|
uint64_t arg1,
|
|
uint64_t arg2,
|
|
uint64_t arg3,
|
|
uint64_t arg4,
|
|
uint64_t arg5,
|
|
uint64_t arg6,
|
|
uint64_t arg7);
|
|
|
|
/* Generic Timer functions */
|
|
void tsp_generic_timer_start(void);
|
|
void tsp_generic_timer_handler(void);
|
|
void tsp_generic_timer_stop(void);
|
|
void tsp_generic_timer_save(void);
|
|
void tsp_generic_timer_restore(void);
|
|
|
|
/* S-EL1 interrupt management functions */
|
|
void tsp_update_sync_sel1_intr_stats(uint32_t type, uint64_t elr_el3);
|
|
|
|
|
|
/* Data structure to keep track of TSP statistics */
|
|
extern spinlock_t console_lock;
|
|
extern work_statistics_t tsp_stats[PLATFORM_CORE_COUNT];
|
|
|
|
/* Vector table of jumps */
|
|
extern tsp_vectors_t tsp_vector_table;
|
|
|
|
/* functions */
|
|
int32_t tsp_common_int_handler(void);
|
|
int32_t tsp_handle_preemption(void);
|
|
|
|
tsp_args_t *tsp_abort_smc_handler(uint64_t func,
|
|
uint64_t arg1,
|
|
uint64_t arg2,
|
|
uint64_t arg3,
|
|
uint64_t arg4,
|
|
uint64_t arg5,
|
|
uint64_t arg6,
|
|
uint64_t arg7);
|
|
|
|
tsp_args_t *tsp_smc_handler(uint64_t func,
|
|
uint64_t arg1,
|
|
uint64_t arg2,
|
|
uint64_t arg3,
|
|
uint64_t arg4,
|
|
uint64_t arg5,
|
|
uint64_t arg6,
|
|
uint64_t arg7);
|
|
|
|
tsp_args_t *tsp_system_reset_main(uint64_t arg0,
|
|
uint64_t arg1,
|
|
uint64_t arg2,
|
|
uint64_t arg3,
|
|
uint64_t arg4,
|
|
uint64_t arg5,
|
|
uint64_t arg6,
|
|
uint64_t arg7);
|
|
|
|
tsp_args_t *tsp_system_off_main(uint64_t arg0,
|
|
uint64_t arg1,
|
|
uint64_t arg2,
|
|
uint64_t arg3,
|
|
uint64_t arg4,
|
|
uint64_t arg5,
|
|
uint64_t arg6,
|
|
uint64_t arg7);
|
|
|
|
uint64_t tsp_main(void);
|
|
#endif /* __ASSEMBLY__ */
|
|
|
|
#endif /* TSP_PRIVATE_H */
|