Djam/arm-trusted-firmware
1
0
Fork 0
mirror of https://github.com/ARM-software/arm-trusted-firmware.git synced 2025-04-22 12:34:19 +00:00
Code Issues Projects Releases Packages Wiki Activity Actions

Arm platforms: Rename PLAT_ARM_NS_IMAGE_OFFSET

Browse source 
PLAT_ARM_NS_IMAGE_OFFSET is in fact not an offset relative to some base
address, it is an absolute address. Rename it to avoid any confusion.

Change-Id: I1f7f5e8553cb267786afe7e5f3cd4d665b610d3f
Signed-off-by: Sandrine Bailleux <sandrine.bailleux@arm.com>
This commit is contained in:
Sandrine Bailleux 2019-01-31 15:01:32 +01:00
parent f7bf9b0d95
commit ece6fd2dac
7 changed files with 10 additions and 10 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
include/plat/arm/css/common/css_def.h
View file

@ -183,7 +183,7 @@
#endif /* CSS_LOAD_SCP_IMAGES */ #endif /* CSS_LOAD_SCP_IMAGES */
/* Load address of Non-Secure Image for CSS platform ports */ /* Load address of Non-Secure Image for CSS platform ports */
#define PLAT_ARM_NS_IMAGE_OFFSET U(0xE0000000) #define PLAT_ARM_NS_IMAGE_BASE U(0xE0000000)
/* TZC related constants */ /* TZC related constants */
#define PLAT_ARM_TZC_FILTERS TZC_400_REGION_ATTR_FILTER_BIT_ALL #define PLAT_ARM_TZC_FILTERS TZC_400_REGION_ATTR_FILTER_BIT_ALL

2
plat/arm/board/fvp/include/platform_def.h
View file

@ -53,7 +53,7 @@
/* /*
* Load address of BL33 for this platform port * Load address of BL33 for this platform port
*/ */
#define PLAT_ARM_NS_IMAGE_OFFSET (ARM_DRAM1_BASE + UL(0x8000000)) #define PLAT_ARM_NS_IMAGE_BASE (ARM_DRAM1_BASE + UL(0x8000000))
/* /*
* PLAT_ARM_MMAP_ENTRIES depends on the number of entries in the * PLAT_ARM_MMAP_ENTRIES depends on the number of entries in the

4
plat/arm/common/aarch32/arm_bl2_mem_params_desc.c
View file

@ -75,11 +75,11 @@ static bl_mem_params_node_t bl2_mem_params_descs[] = {
SET_STATIC_PARAM_HEAD(image_info, PARAM_EP, SET_STATIC_PARAM_HEAD(image_info, PARAM_EP,
VERSION_2, image_info_t, IMAGE_ATTRIB_SKIP_LOADING), VERSION_2, image_info_t, IMAGE_ATTRIB_SKIP_LOADING),
#else #else
.ep_info.pc = PLAT_ARM_NS_IMAGE_OFFSET, .ep_info.pc = PLAT_ARM_NS_IMAGE_BASE,
SET_STATIC_PARAM_HEAD(image_info, PARAM_EP, SET_STATIC_PARAM_HEAD(image_info, PARAM_EP,
VERSION_2, image_info_t, 0), VERSION_2, image_info_t, 0),
.image_info.image_base = PLAT_ARM_NS_IMAGE_OFFSET, .image_info.image_base = PLAT_ARM_NS_IMAGE_BASE,
.image_info.image_max_size = ARM_DRAM1_SIZE, .image_info.image_max_size = ARM_DRAM1_SIZE,
#endif /* PRELOADED_BL33_BASE */ #endif /* PRELOADED_BL33_BASE */

4
plat/arm/common/aarch64/arm_bl2_mem_params_desc.c
View file

@ -176,11 +176,11 @@ static bl_mem_params_node_t bl2_mem_params_descs[] = {
SET_STATIC_PARAM_HEAD(image_info, PARAM_EP, SET_STATIC_PARAM_HEAD(image_info, PARAM_EP,
VERSION_2, image_info_t, IMAGE_ATTRIB_SKIP_LOADING), VERSION_2, image_info_t, IMAGE_ATTRIB_SKIP_LOADING),
# else # else
.ep_info.pc = PLAT_ARM_NS_IMAGE_OFFSET, .ep_info.pc = PLAT_ARM_NS_IMAGE_BASE,
SET_STATIC_PARAM_HEAD(image_info, PARAM_EP, SET_STATIC_PARAM_HEAD(image_info, PARAM_EP,
VERSION_2, image_info_t, 0), VERSION_2, image_info_t, 0),
.image_info.image_base = PLAT_ARM_NS_IMAGE_OFFSET, .image_info.image_base = PLAT_ARM_NS_IMAGE_BASE,
.image_info.image_max_size = ARM_DRAM1_SIZE, .image_info.image_max_size = ARM_DRAM1_SIZE,
# endif /* PRELOADED_BL33_BASE */ # endif /* PRELOADED_BL33_BASE */

2
plat/arm/common/arm_common.c
View file

@ -40,7 +40,7 @@ uintptr_t plat_get_ns_image_entrypoint(void)
#ifdef PRELOADED_BL33_BASE #ifdef PRELOADED_BL33_BASE
return PRELOADED_BL33_BASE; return PRELOADED_BL33_BASE;
#else #else
return PLAT_ARM_NS_IMAGE_OFFSET; return PLAT_ARM_NS_IMAGE_BASE;
#endif #endif
} }

2
plat/arm/common/arm_nor_psci_mem_protect.c
View file

@ -21,7 +21,7 @@
* until the end of DRAM1. * until the end of DRAM1.
* We limit the size of DRAM2 to 1 GB to avoid big delays while booting * We limit the size of DRAM2 to 1 GB to avoid big delays while booting
*/ */
#define DRAM1_NS_IMAGE_LIMIT (PLAT_ARM_NS_IMAGE_OFFSET + (32 << TWO_MB_SHIFT)) #define DRAM1_NS_IMAGE_LIMIT (PLAT_ARM_NS_IMAGE_BASE + (32 << TWO_MB_SHIFT))
#define DRAM1_PROTECTED_SIZE (ARM_NS_DRAM1_END+1u - DRAM1_NS_IMAGE_LIMIT) #define DRAM1_PROTECTED_SIZE (ARM_NS_DRAM1_END+1u - DRAM1_NS_IMAGE_LIMIT)
static mem_region_t arm_ram_ranges[] = { static mem_region_t arm_ram_ranges[] = {

4
plat/xilinx/zynqmp/include/platform_def.h
View file

@ -66,9 +66,9 @@
* BL33 specific defines. * BL33 specific defines.
******************************************************************************/ ******************************************************************************/
#ifndef PRELOADED_BL33_BASE #ifndef PRELOADED_BL33_BASE
# define PLAT_ARM_NS_IMAGE_OFFSET 0x8000000 # define PLAT_ARM_NS_IMAGE_BASE 0x8000000
#else #else
# define PLAT_ARM_NS_IMAGE_OFFSET PRELOADED_BL33_BASE # define PLAT_ARM_NS_IMAGE_BASE PRELOADED_BL33_BASE
#endif #endif
/******************************************************************************* /*******************************************************************************