mirror of
https://github.com/ARM-software/arm-trusted-firmware.git
synced 2025-04-16 09:34:18 +00:00
refactor(plat/allwinner): do not map BL32 DRAM at EL3
BL31 does not appear to ever access the DRAM allocated to BL32, so there is no need to map it at EL3. Signed-off-by: Samuel Holland <samuel@sholland.org> Change-Id: Ie8727b793e53ea14517894942266f6da0333eb74
This commit is contained in:
parent
ab74206b60
commit
8d9efdf8a8
2 changed files with 3 additions and 7 deletions
|
@ -39,20 +39,18 @@
|
|||
|
||||
#define MAX_XLAT_TABLES 1
|
||||
#define PLAT_VIRT_ADDR_SPACE_SIZE (1ULL << 28)
|
||||
#define SUNXI_BL33_VIRT_BASE (SUNXI_DRAM_VIRT_BASE + SUNXI_DRAM_SEC_SIZE)
|
||||
|
||||
#define SUNXI_BL33_VIRT_BASE SUNXI_DRAM_VIRT_BASE
|
||||
|
||||
#endif /* SUNXI_BL31_IN_DRAM */
|
||||
|
||||
/* How much memory to reserve as secure for BL32, if configured */
|
||||
#define SUNXI_DRAM_SEC_SIZE (32U << 20)
|
||||
|
||||
/* How much DRAM to map (to map BL33, for fetching the DTB from U-Boot) */
|
||||
#define SUNXI_DRAM_MAP_SIZE (64U << 20)
|
||||
|
||||
#define CACHE_WRITEBACK_SHIFT 6
|
||||
#define CACHE_WRITEBACK_GRANULE (1 << CACHE_WRITEBACK_SHIFT)
|
||||
|
||||
#define MAX_STATIC_MMAP_REGIONS 4
|
||||
#define MAX_STATIC_MMAP_REGIONS 3
|
||||
#define MAX_MMAP_REGIONS (5 + MAX_STATIC_MMAP_REGIONS)
|
||||
|
||||
#define PLAT_CSS_SCP_COM_SHARED_MEM_BASE \
|
||||
|
|
|
@ -19,8 +19,6 @@ static const mmap_region_t sunxi_mmap[MAX_STATIC_MMAP_REGIONS + 1] = {
|
|||
MT_DEVICE | MT_RW | MT_SECURE | MT_EXECUTE_NEVER),
|
||||
MAP_REGION_FLAT(SUNXI_DEV_BASE, SUNXI_DEV_SIZE,
|
||||
MT_DEVICE | MT_RW | MT_SECURE | MT_EXECUTE_NEVER),
|
||||
MAP_REGION(SUNXI_DRAM_BASE, SUNXI_DRAM_VIRT_BASE, SUNXI_DRAM_SEC_SIZE,
|
||||
MT_RW_DATA | MT_SECURE),
|
||||
MAP_REGION(PRELOADED_BL33_BASE, SUNXI_BL33_VIRT_BASE,
|
||||
SUNXI_DRAM_MAP_SIZE, MT_RW_DATA | MT_NS),
|
||||
{},
|
||||
|
|
Loading…
Add table
Reference in a new issue