mirror of
https://github.com/ARM-software/arm-trusted-firmware.git
synced 2025-05-09 02:51:21 +00:00
feat(stm32mp1): allow configuration of DDR AXI ports number
A new flag STM32MP_DDR_DUAL_AXI_PORT is added, and enabled by default. It will allow choosing single or dual AXI ports for DDR. Change-Id: I48826a66a6f4d18df87e081c0960af89ddda1b9d Signed-off-by: Yann Gautier <yann.gautier@st.com>
This commit is contained in:
parent
ba7d2e2698
commit
88f4fb8fa7
5 changed files with 42 additions and 4 deletions
|
@ -1,21 +1,23 @@
|
|||
/*
|
||||
* Copyright (c) 2017-2019, STMicroelectronics - All Rights Reserved
|
||||
* Copyright (c) 2017-2022, STMicroelectronics - All Rights Reserved
|
||||
*
|
||||
* SPDX-License-Identifier: BSD-3-Clause
|
||||
*/
|
||||
|
||||
#include <platform_def.h>
|
||||
|
||||
#include <drivers/st/stm32mp1_ddr_helpers.h>
|
||||
#include <lib/mmio.h>
|
||||
|
||||
#include <platform_def.h>
|
||||
|
||||
void ddr_enable_clock(void)
|
||||
{
|
||||
stm32mp1_clk_rcc_regs_lock();
|
||||
|
||||
mmio_setbits_32(stm32mp_rcc_base() + RCC_DDRITFCR,
|
||||
RCC_DDRITFCR_DDRC1EN |
|
||||
#if STM32MP_DDR_DUAL_AXI_PORT
|
||||
RCC_DDRITFCR_DDRC2EN |
|
||||
#endif
|
||||
RCC_DDRITFCR_DDRPHYCEN |
|
||||
RCC_DDRITFCR_DDRPHYCAPBEN |
|
||||
RCC_DDRITFCR_DDRCAPBEN);
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue