Djam/arm-trusted-firmware
1
0
Fork 0
mirror of https://github.com/ARM-software/arm-trusted-firmware.git synced 2025-04-19 02:54:24 +00:00
Code Issues Projects Releases Packages Wiki Activity Actions

refactor(cpus): convert the Cortex-A65 to use the errata framework

Browse source 
Result was verified by manually stepping through the reset function with
a debugger.

Change-Id: I91cd6111ccf95d6b7ee2364ac2126cb98ee4bb15
Signed-off-by: Boyan Karatotev <boyan.karatotev@arm.com>
This commit is contained in:
Boyan Karatotev 2025-01-23 16:17:52 +00:00
parent 5cba510ee3
commit 52e89e9e1d
1 changed files with 11 additions and 14 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

25
lib/cpus/aarch64/cortex_a65.S
View file

@ -1,5 +1,5 @@
/* /*
* Copyright (c) 2019-2024, Arm Limited. All rights reserved. * Copyright (c) 2019-2025, Arm Limited. All rights reserved.
* *
* SPDX-License-Identifier: BSD-3-Clause * SPDX-License-Identifier: BSD-3-Clause
*/ */
@ -22,20 +22,18 @@
#error "Cortex-A65 supports only AArch64. Compile with CTX_INCLUDE_AARCH32_REGS=0" #error "Cortex-A65 supports only AArch64. Compile with CTX_INCLUDE_AARCH32_REGS=0"
#endif #endif
/* ------------------------------------------------- /*
* The CPU Ops reset function for Cortex-A65. * ERRATA_DSU_936184:
* Shall clobber: x0-x19 * The errata is defined in dsu_helpers.S and applies to neoverse_e1.
* ------------------------------------------------- * Henceforth creating symbolic names to the already existing errata
* workaround functions to get them registered under the Errata Framework.
*/ */
func cortex_a65_reset_func .equ check_erratum_neoverse_e1_936184, check_errata_dsu_936184
mov x19, x30 .equ erratum_neoverse_e1_936184_wa, errata_dsu_936184_wa
add_erratum_entry neoverse_e1, ERRATUM(936184), ERRATA_DSU_936184, APPLY_AT_RESET
#if ERRATA_DSU_936184 cpu_reset_func_start cortex_a65
bl errata_dsu_936184_wa cpu_reset_func_end cortex_a65
#endif
ret x19
endfunc cortex_a65_reset_func
func cortex_a65_cpu_pwr_dwn func cortex_a65_cpu_pwr_dwn
mrs x0, CORTEX_A65_CPUPWRCTLR_EL1 mrs x0, CORTEX_A65_CPUPWRCTLR_EL1
@ -45,7 +43,6 @@ func cortex_a65_cpu_pwr_dwn
ret ret
endfunc cortex_a65_cpu_pwr_dwn endfunc cortex_a65_cpu_pwr_dwn
.section .rodata.cortex_a65_regs, "aS" .section .rodata.cortex_a65_regs, "aS"
cortex_a65_regs: /* The ascii list of register names to be reported */ cortex_a65_regs: /* The ascii list of register names to be reported */
.asciz "cpuectlr_el1", "" .asciz "cpuectlr_el1", ""