mirror of
https://github.com/ARM-software/arm-trusted-firmware.git
synced 2025-04-16 09:34:18 +00:00

Result was verified by manually stepping through the reset function with a debugger. Change-Id: I91cd6111ccf95d6b7ee2364ac2126cb98ee4bb15 Signed-off-by: Boyan Karatotev <boyan.karatotev@arm.com>
58 lines
1.6 KiB
ArmAsm
58 lines
1.6 KiB
ArmAsm
/*
|
|
* Copyright (c) 2019-2025, Arm Limited. All rights reserved.
|
|
*
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
|
*/
|
|
#include <arch.h>
|
|
|
|
#include <asm_macros.S>
|
|
#include <common/bl_common.h>
|
|
#include <common/debug.h>
|
|
#include <cortex_a65.h>
|
|
#include <cpu_macros.S>
|
|
#include <plat_macros.S>
|
|
|
|
/* Hardware handled coherency */
|
|
#if !HW_ASSISTED_COHERENCY
|
|
#error "Cortex-A65 must be compiled with HW_ASSISTED_COHERENCY enabled"
|
|
#endif
|
|
|
|
/* 64-bit only core */
|
|
#if CTX_INCLUDE_AARCH32_REGS
|
|
#error "Cortex-A65 supports only AArch64. Compile with CTX_INCLUDE_AARCH32_REGS=0"
|
|
#endif
|
|
|
|
/*
|
|
* ERRATA_DSU_936184:
|
|
* The errata is defined in dsu_helpers.S and applies to neoverse_e1.
|
|
* Henceforth creating symbolic names to the already existing errata
|
|
* workaround functions to get them registered under the Errata Framework.
|
|
*/
|
|
.equ check_erratum_neoverse_e1_936184, check_errata_dsu_936184
|
|
.equ erratum_neoverse_e1_936184_wa, errata_dsu_936184_wa
|
|
add_erratum_entry neoverse_e1, ERRATUM(936184), ERRATA_DSU_936184, APPLY_AT_RESET
|
|
|
|
cpu_reset_func_start cortex_a65
|
|
cpu_reset_func_end cortex_a65
|
|
|
|
func cortex_a65_cpu_pwr_dwn
|
|
mrs x0, CORTEX_A65_CPUPWRCTLR_EL1
|
|
orr x0, x0, #CORTEX_A65_CPUPWRCTLR_EL1_CORE_PWRDN_BIT
|
|
msr CORTEX_A65_CPUPWRCTLR_EL1, x0
|
|
isb
|
|
ret
|
|
endfunc cortex_a65_cpu_pwr_dwn
|
|
|
|
.section .rodata.cortex_a65_regs, "aS"
|
|
cortex_a65_regs: /* The ascii list of register names to be reported */
|
|
.asciz "cpuectlr_el1", ""
|
|
|
|
func cortex_a65_cpu_reg_dump
|
|
adr x6, cortex_a65_regs
|
|
mrs x8, CORTEX_A65_ECTLR_EL1
|
|
ret
|
|
endfunc cortex_a65_cpu_reg_dump
|
|
|
|
declare_cpu_ops cortex_a65, CORTEX_A65_MIDR, \
|
|
cortex_a65_reset_func, \
|
|
cortex_a65_cpu_pwr_dwn
|