Djam/arm-trusted-firmware
1
0
Fork 0
mirror of https://github.com/ARM-software/arm-trusted-firmware.git synced 2025-04-16 09:34:18 +00:00
Code Issues Projects Releases Packages Wiki Activity Actions

feat(imx8ulp): add a flag check for the ddr status

Browse source 
for some user case, the ddr may need to be controlled
by RTD side to save power, when APD resume from low
power mode, it should wait ddr is ready for access.
currently we use a GPR in SIM_RTD_SEC as a flag to
indicate when the DDR is for access, non-zero value
means the DDR can be access from APD.

Signed-off-by: Jacky Bai <ping.bai@nxp.com>
Reviewed-by: Peng Fan <peng.fan@nxp.com>
Change-Id: I6fb0cc17a040d803a597304620202423f646f294
This commit is contained in:
Jacky Bai 2022-12-13 09:34:07 +08:00
parent e1d5c3c8f4
commit 4fafccb9a8
1 changed files with 10 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

11
plat/imx/imx8ulp/imx8ulp_psci.c
View file

@ -25,6 +25,7 @@ extern void upower_wait_resp(void);
extern bool is_lpav_owned_by_apd(void);
extern void apd_io_pad_off(void);
extern int upower_pmic_i2c_read(uint32_t reg_addr, uint32_t *reg_val);
extern void imx8ulp_init_scmi_server(void);
static uintptr_t secure_entrypoint;
@ -365,7 +366,7 @@ void imx_domain_suspend(const psci_power_state_t *target_state)
}
}
extern void imx8ulp_init_scmi_server(void);
#define DRAM_LPM_STATUS U(0x2802b004)
void imx_domain_suspend_finish(const psci_power_state_t *target_state)
{
unsigned int cpu = MPIDR_AFFLVL0_VAL(read_mpidr_el1());
@ -395,6 +396,14 @@ void imx_domain_suspend_finish(const psci_power_state_t *target_state)
imx8ulp_init_scmi_server();
}
/*
* wait for DDR is ready when DDR is under the RTD
* side control for power saving
*/
while (mmio_read_32(DRAM_LPM_STATUS) != 0) {
;
}
/* clear cluster's LPM setting. */
mmio_write_32(IMX_CMC1_BASE + 0x20, 0x0);
mmio_write_32(IMX_CMC1_BASE + 0x10, 0x0);