u-boot/arch/arm/mach-socfpga/include/mach
Muhammad Hazim Izzat Zamri 5a77a0b039 arm: socfpga:agilex5: Fix system manager watchdog mode setting
This commit is to fix the system manager watchdog mode setting to support
until mode_4 for Agilex5. This changes can refer to system manager register
map on wddbg fields.

In Agilex7 it is not detected as an issue because Agilex7 only have 4 watchdog
until mode_3 and it is already been set correctly for it to halt on any CPU in
debug mode. However, in Agilex5 this fix is needed in order to enable the watchdog
pause feature for mode_4 when entering debug mode. If 0xF is not been set on mode_4,
the Watchdog Timers will not halt on any CPU. As by default value, the pause signal
does not assert when any CPU is in debug mode and the watchdog continue to count.

Signed-off-by: Muhammad Hazim Izzat Zamri <muhammad.hazim.izzat.zamri@intel.com>
Reviewed-by: Tien Fong Chee <tien.fong.chee@intel.com>
2025-01-24 09:55:30 +08:00
..
base_addr_a10.h arm: socfpga: Add onchip RAM size macro 2020-03-31 02:52:38 +02:00
base_addr_ac5.h arm: socfpga: Add onchip RAM size macro 2020-03-31 02:52:38 +02:00
base_addr_soc64.h arch: arm: Agilex5 enablement 2024-03-18 14:45:47 +08:00
boot0.h arch: Use CONFIG_XPL_BUILD instead of CONFIG_SPL_BUILD 2024-10-11 11:44:47 -06:00
clock_manager.h Restore patch series "arm: dts: am62-beagleplay: Fix Beagleplay Ethernet" 2024-05-20 13:35:03 -06:00
clock_manager_agilex.h arm: socfpga: Move cm_get_mpu_clk_hz function declaration to clock_manager.h 2021-08-25 13:31:40 +08:00
clock_manager_agilex5.h arch: arm: Agilex5 enablement 2024-03-18 14:45:47 +08:00
clock_manager_arria10.h arch: Use CONFIG_XPL_BUILD instead of CONFIG_SPL_BUILD 2024-10-11 11:44:47 -06:00
clock_manager_gen5.h arm: socfpga: Move cm_get_mpu_clk_hz function declaration to clock_manager.h 2021-08-25 13:31:40 +08:00
clock_manager_n5x.h arm: socfpga: Add clock manager for Intel N5X device 2021-08-25 13:32:50 +08:00
clock_manager_s10.h arm: mach: socfpga: Remove duplicate newlines 2024-07-15 12:12:17 -06:00
clock_manager_soc64.h arm: socfpga: Fix CLKMGR_INTOSC_HZ to 400MHz 2020-01-07 14:38:33 +01:00
firewall.h ddr: altera: Add SDRAM driver for Intel N5X device 2021-08-25 13:47:05 +08:00
fpga_manager.h
fpga_manager_arria10.h WS cleanup: remove SPACE(s) followed by TAB 2021-09-30 09:08:16 -04:00
fpga_manager_gen5.h common: Drop linux/bitops.h from common header 2020-05-18 21:19:23 -04:00
freeze_controller.h
gpio.h
handoff_soc64.h arch: arm: Agilex5 enablement 2024-03-18 14:45:47 +08:00
mailbox_s10.h arch: arm: Agilex5 enablement 2024-03-18 14:45:47 +08:00
misc.h arm: socfpga: arria10: Enable double peripheral RBF configuration 2021-12-17 12:58:01 +08:00
nic301.h
pinmux.h
reset_manager.h Prepare v2021.04-rc4 2021-03-15 12:15:38 -04:00
reset_manager_arria10.h arm: socfpga: arria10: Reset MPFE NoC after program periph / combined RBF 2021-12-17 12:58:01 +08:00
reset_manager_gen5.h arm: socfpga: Convert reset manager from struct to defines 2020-01-07 14:38:33 +01:00
reset_manager_soc64.h arm: socfpga: soc64: Show reset state in SPL 2020-10-09 17:53:11 +08:00
scan_manager.h
scu.h
sdram.h
sdram_arria10.h common: Drop linux/bitops.h from common header 2020-05-18 21:19:23 -04:00
sdram_gen5.h ddr: altera: Add DDR2 support to Gen5 driver 2020-02-05 03:01:57 +01:00
secure_reg_helper.h Restore patch series "arm: dts: am62-beagleplay: Fix Beagleplay Ethernet" 2024-05-20 13:35:03 -06:00
secure_vab.h arm: socfpga: soc64: Support Vendor Authorized Boot (VAB) 2021-03-08 10:59:10 +08:00
smc_api.h arm: socfpga: smc: Add function to get usercode 2021-04-08 17:29:13 +08:00
system_manager.h arm: socfpga: Move Stratix10 and Agilex to use TARGET_SOCFPGA_SOC64 2021-03-08 10:59:10 +08:00
system_manager_arria10.h arm: socfpga: arria10: Reset MPFE NoC after program periph / combined RBF 2021-12-17 12:58:01 +08:00
system_manager_gen5.h arm: socfpga: fix Gen5 enable of EMAC via FPGA 2020-10-21 11:45:54 +08:00
system_manager_soc64.h arm: socfpga:agilex5: Fix system manager watchdog mode setting 2025-01-24 09:55:30 +08:00
timer.h