mirror of
https://github.com/u-boot/u-boot.git
synced 2025-04-15 17:34:43 +00:00
d22fe8f2aa
Add support for the PCIe QMP PHY on the SM8550, SM8650 and x1e80100 SoCs. The driver is based on the Linux phy/qualcomm/phy-qcom-qmp-pcie.c driver and adapted to U-Boot. Signed-off-by: Neil Armstrong <neil.armstrong@linaro.org> Link: https://lore.kernel.org/r/20241125-topic-pcie-phy-v1-1-bf08811d0a07@linaro.org Signed-off-by: Caleb Connolly <caleb.connolly@linaro.org>
19 lines
581 B
C
19 lines
581 B
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
/*
|
|
* Copyright (c) 2023, Linaro Limited
|
|
*/
|
|
|
|
#ifndef QCOM_PHY_QMP_PCS_V6_20_H_
|
|
#define QCOM_PHY_QMP_PCS_V6_20_H_
|
|
|
|
/* Only for QMP V6_20 PHY - USB/PCIe PCS registers */
|
|
#define QPHY_V6_20_PCS_G12S1_TXDEEMPH_M6DB 0x170
|
|
#define QPHY_V6_20_PCS_G3S2_PRE_GAIN 0x178
|
|
#define QPHY_V6_20_PCS_RX_SIGDET_LVL 0x190
|
|
#define QPHY_V6_20_PCS_COM_ELECIDLE_DLY_SEL 0x1b8
|
|
#define QPHY_V6_20_PCS_TX_RX_CONFIG1 0x1dc
|
|
#define QPHY_V6_20_PCS_TX_RX_CONFIG2 0x1e0
|
|
#define QPHY_V6_20_PCS_EQ_CONFIG4 0x1f8
|
|
#define QPHY_V6_20_PCS_EQ_CONFIG5 0x1fc
|
|
|
|
#endif
|