Djam/u-boot
1
0
Fork 0
mirror of https://github.com/u-boot/u-boot.git synced 2025-04-26 23:41:50 +00:00
Code Issues Projects Releases Packages Wiki Activity Actions
u-boot/board/phytec
History
Dominik Haller 9945a30e2e board: phytec: k3: k3_ddrss_patch: Add ddr phy reg count 
Add and use the correct number of ddr phy registers to update the
corresponding settings.

Fixes: cbf5c99ef3 ("board: phytec: common: Introduce a method to inject DDR timings deltas")
Signed-off-by: Dominik Haller <d.haller@phytec.de>
Reviewed-by: Wadim Egorov <w.egorov@phytec.de>
2024-07-10 13:36:22 -06:00
..
common board: phytec: k3: k3_ddrss_patch: Add ddr phy reg count 2024-07-10 13:36:22 -06:00
pcl063 Restore patch series "arm: dts: am62-beagleplay: Fix Beagleplay Ethernet" 2024-05-20 13:35:03 -06:00
pcm052 Restore patch series "arm: dts: am62-beagleplay: Fix Beagleplay Ethernet" 2024-05-20 13:35:03 -06:00
pcm058 Restore patch series "arm: dts: am62-beagleplay: Fix Beagleplay Ethernet" 2024-05-20 13:35:03 -06:00
phycore_am62x board: phytec: phycore-am62x: Use memory nodes in higher boot stages 2024-06-18 10:29:00 -06:00
phycore_am64x Merge patch series "Update PHYTEC SOM Detection" 2024-04-29 10:56:05 -06:00
phycore_am335x_r2 Restore patch series "arm: dts: am62-beagleplay: Fix Beagleplay Ethernet" 2024-05-20 13:35:03 -06:00
phycore_imx8mm arm: imx8mm-phycore: move to OF_UPSTREAM 2024-06-03 12:13:41 -03:00
phycore_imx8mp board: phycore_imx8mp: enable setting 2GHz timings without RAM size 2024-06-03 12:14:00 -03:00
phycore_imx93 imx93: Move SoC and lifeclycle information to debug level 2024-04-20 00:36:13 -03:00
phycore_rk3288 Restore patch series "arm: dts: am62-beagleplay: Fix Beagleplay Ethernet" 2024-05-20 13:35:03 -06:00