mirror of
https://github.com/u-boot/u-boot.git
synced 2025-05-08 02:08:00 +00:00
85854bc332
[1] https://git.kernel.org/pub/scm/linux/kernel/git/devicetree/devicetree-rebasing.git/ Tested-by: Heiko Stuebner <heiko@sntech.de> # rk3588-rock5b, rk3588-jaguar, # rk3588-tiger (pending patch)
87 lines
2 KiB
C
87 lines
2 KiB
C
/* SPDX-License-Identifier: GPL-2.0 OR BSD-2-Clause */
|
|
/*
|
|
* Copyright (C) 2023 Sophgo Technology Inc. All rights reserved.
|
|
*/
|
|
|
|
#ifndef __DT_BINDINGS_RESET_SOPHGO_SG2042_H_
|
|
#define __DT_BINDINGS_RESET_SOPHGO_SG2042_H_
|
|
|
|
#define RST_MAIN_AP 0
|
|
#define RST_RISCV_CPU 1
|
|
#define RST_RISCV_LOW_SPEED_LOGIC 2
|
|
#define RST_RISCV_CMN 3
|
|
#define RST_HSDMA 4
|
|
#define RST_SYSDMA 5
|
|
#define RST_EFUSE0 6
|
|
#define RST_EFUSE1 7
|
|
#define RST_RTC 8
|
|
#define RST_TIMER 9
|
|
#define RST_WDT 10
|
|
#define RST_AHB_ROM0 11
|
|
#define RST_AHB_ROM1 12
|
|
#define RST_I2C0 13
|
|
#define RST_I2C1 14
|
|
#define RST_I2C2 15
|
|
#define RST_I2C3 16
|
|
#define RST_GPIO0 17
|
|
#define RST_GPIO1 18
|
|
#define RST_GPIO2 19
|
|
#define RST_PWM 20
|
|
#define RST_AXI_SRAM0 21
|
|
#define RST_AXI_SRAM1 22
|
|
#define RST_SF0 23
|
|
#define RST_SF1 24
|
|
#define RST_LPC 25
|
|
#define RST_ETH0 26
|
|
#define RST_EMMC 27
|
|
#define RST_SD 28
|
|
#define RST_UART0 29
|
|
#define RST_UART1 30
|
|
#define RST_UART2 31
|
|
#define RST_UART3 32
|
|
#define RST_SPI0 33
|
|
#define RST_SPI1 34
|
|
#define RST_DBG_I2C 35
|
|
#define RST_PCIE0 36
|
|
#define RST_PCIE1 37
|
|
#define RST_DDR0 38
|
|
#define RST_DDR1 39
|
|
#define RST_DDR2 40
|
|
#define RST_DDR3 41
|
|
#define RST_FAU0 42
|
|
#define RST_FAU1 43
|
|
#define RST_FAU2 44
|
|
#define RST_RXU0 45
|
|
#define RST_RXU1 46
|
|
#define RST_RXU2 47
|
|
#define RST_RXU3 48
|
|
#define RST_RXU4 49
|
|
#define RST_RXU5 50
|
|
#define RST_RXU6 51
|
|
#define RST_RXU7 52
|
|
#define RST_RXU8 53
|
|
#define RST_RXU9 54
|
|
#define RST_RXU10 55
|
|
#define RST_RXU11 56
|
|
#define RST_RXU12 57
|
|
#define RST_RXU13 58
|
|
#define RST_RXU14 59
|
|
#define RST_RXU15 60
|
|
#define RST_RXU16 61
|
|
#define RST_RXU17 62
|
|
#define RST_RXU18 63
|
|
#define RST_RXU19 64
|
|
#define RST_RXU20 65
|
|
#define RST_RXU21 66
|
|
#define RST_RXU22 67
|
|
#define RST_RXU23 68
|
|
#define RST_RXU24 69
|
|
#define RST_RXU25 70
|
|
#define RST_RXU26 71
|
|
#define RST_RXU27 72
|
|
#define RST_RXU28 73
|
|
#define RST_RXU29 74
|
|
#define RST_RXU30 75
|
|
#define RST_RXU31 76
|
|
|
|
#endif /* __DT_BINDINGS_RESET_SOPHGO_SG2042_H_ */
|