Djam/u-boot
1
0
Fork 0
mirror of https://github.com/u-boot/u-boot.git synced 2025-04-22 20:58:22 +00:00
Code Issues Projects Releases Packages Wiki Activity Actions
u-boot/arch/riscv/include/asm/arch-andes
History
Leo Yu-Chi Liang 61d5c543f3 andes: cpu: Enable cache and TLB ECC support 
Andes CPU supports cache and TLB ECC.
Enable them by default.

Signed-off-by: Leo Yu-Chi Liang <ycliang@andestech.com>
Reviewed-by: Yu Chien Peter Lin <peterlin@andestech.com>
2023-12-27 17:29:07 +08:00
..
csr.h andes: cpu: Enable cache and TLB ECC support 2023-12-27 17:29:07 +08:00