mirror of
https://github.com/u-boot/u-boot.git
synced 2025-04-16 09:54:35 +00:00
5769328fab
Add R-Car Gen4 APMU controller remoteproc driver capable of starting the Cortex-R52 cores in Renesas R8A779G0 V4H/V4M SoC. The APMU IP is in fact a power management unit capable of additional operations, but those are not used by U-Boot so far. This requires slight adjustment to the SPL entry point code, as that is being executed on the Cortex-R52 #0 and the Cortex-R52 #0 enters an endless loop once it starts the rest of the SPL on Cortex-A76 core. The endless loop now checks for content of APMU CRBARP registers and tests whether valid VLD_BARP and BAREN_VALID bits are set, if so, the Cortex-R52 core exits the endless loop and jumps to address started in CRBARP[31:18] register in ARM mode, which is a trampoline code to jump to the final entry point. The trampoline code is in place to avoid limitation of CRBARP[31:18] address field, which limits the core start address to memory addresses aligned to 0x40000 or 256 kiB . The trampoline is placed at 0x40000 aligned address and jumps to the final entry point, which can be at an address with arbitrary alignment at instruction granularity. Signed-off-by: Marek Vasut <marek.vasut+renesas@mailbox.org> |
||
|---|---|---|
| .. | ||
| include/mach | ||
| board.c | ||
| cpu_info-rcar.c | ||
| cpu_info-rzg.c | ||
| cpu_info-rzg2l.c | ||
| cpu_info.c | ||
| emac.c | ||
| Kconfig | ||
| Kconfig.32 | ||
| Kconfig.64 | ||
| Kconfig.rcar3 | ||
| Kconfig.rcar4 | ||
| Kconfig.rza1 | ||
| Kconfig.rzg2l | ||
| Kconfig.rzn1 | ||
| lowlevel_init_ca15.S | ||
| lowlevel_init_gen3.S | ||
| Makefile | ||
| memmap-gen3.c | ||
| memmap-rzg2l.c | ||
| psci-rcar64.c | ||