mirror of
https://github.com/u-boot/u-boot.git
synced 2025-04-16 18:04:48 +00:00
95433be7ac
The reset mechanism used by Linux to reset the SoC is known to only partially reset the logic. A mechanism is implemented in rk3399_force_power_on_reset to use a GPIO connected to the PMIC's over-temperature (OTP) reset pin, which fully resets all logic. Hook the associated GPIO where the function expects it to enable this reset mechanism and avoid any possible side-effect of partially-reset units. Signed-off-by: Paul Kocialkowski <contact@paulk.fr> Reviewed-by: Quentin Schulz <quentin.schulz@cherry.de>
70 lines
1.3 KiB
Text
70 lines
1.3 KiB
Text
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* Copyright (C) 2019 Jagan Teki <jagan@amarulasolutions.com>
|
|
*/
|
|
|
|
#include "rk3399-u-boot.dtsi"
|
|
#include "rk3399-sdram-lpddr4-100.dtsi"
|
|
|
|
/ {
|
|
config {
|
|
sysreset-gpio = <&gpio1 RK_PA6 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
|
|
smbios {
|
|
compatible = "u-boot,sysinfo-smbios";
|
|
smbios {
|
|
system {
|
|
manufacturer = "Pine64";
|
|
product = "RockPro64";
|
|
};
|
|
|
|
baseboard {
|
|
manufacturer = "Pine64";
|
|
product = "RockPro64";
|
|
};
|
|
|
|
chassis {
|
|
manufacturer = "Pine64";
|
|
product = "RockPro64";
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
&gpio0 {
|
|
bootph-pre-ram;
|
|
};
|
|
|
|
&gpio1 {
|
|
bootph-pre-ram;
|
|
};
|
|
|
|
&sdhci {
|
|
cap-mmc-highspeed;
|
|
mmc-ddr-1_8v;
|
|
};
|
|
|
|
&sdmmc0_pwr_h {
|
|
bootph-pre-ram;
|
|
};
|
|
|
|
&spi1 {
|
|
flash@0 {
|
|
bootph-pre-ram;
|
|
bootph-some-ram;
|
|
};
|
|
};
|
|
|
|
&vcc3v0_sd {
|
|
bootph-pre-ram;
|
|
};
|
|
|
|
&vdd_center {
|
|
regulator-min-microvolt = <950000>;
|
|
regulator-max-microvolt = <950000>;
|
|
};
|
|
|
|
&vdd_log {
|
|
regulator-init-microvolt = <950000>;
|
|
};
|