mirror of
https://github.com/u-boot/u-boot.git
synced 2025-04-16 09:54:35 +00:00

Add pe2201 platform code and the device tree of pe2201 platform board. The initial support comprises the UART and PCIe. Signed-off-by: TracyMg_Li <TracyMg_Li@outlook.com> Changes since v1: fix space corrupt. Changes since v2: switch to bootstd and text environment. Changes since v3: add environment variables.
43 lines
992 B
Text
43 lines
992 B
Text
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* dts file for Phytium pe2201 board
|
|
* Copyright (C) 2023, Phytium Technology Co., Ltd.
|
|
* lixinde <lixinde@phytium.com.cn>
|
|
* weichangzheng <weichangzheng@phytium.com.cn>
|
|
*/
|
|
/dts-v1/;
|
|
|
|
/ {
|
|
model = "Phytium pe2201 Board";
|
|
compatible = "phytium,pe2201";
|
|
#address-cells = <2>;
|
|
#size-cells = <2>;
|
|
|
|
aliases {
|
|
serial0 = &uart0;
|
|
};
|
|
|
|
uart0: serial@2800c000 {
|
|
compatible = "arm,pl011", "arm,primecell";
|
|
reg = <0x0 0x2800c000 0x0 0x1000>;
|
|
clock = <100000000>;
|
|
};
|
|
|
|
soc {
|
|
compatible = "simple-bus";
|
|
#address-cells = <2>;
|
|
#size-cells = <2>;
|
|
ranges;
|
|
|
|
pcie@40000000 {
|
|
compatible = "pci-host-ecam-generic";
|
|
device_type = "pci";
|
|
#address-cells = <3>;
|
|
#size-cells = <2>;
|
|
reg = <0x0 0x40000000 0x0 0x10000000>;
|
|
ranges = <0x01000000 0x00 0x00000000 0x0 0x50000000 0x0 0x00F00000>,
|
|
<0x02000000 0x00 0x58000000 0x0 0x58000000 0x0 0x28000000>,
|
|
<0x43000000 0x10 0x00000000 0x10 0x00000000 0x10 0x00000000>;
|
|
};
|
|
};
|
|
};
|