mirror of
https://github.com/u-boot/u-boot.git
synced 2025-04-28 00:11:32 +00:00
ee71d159aa
Add the secondary cores nodes in the dts file Signed-off-by: Harsimran Singh Tungal <harsimransingh.tungal@arm.com> Cc: Tom Rini <trini@konsulko.com> Cc: Rui Miguel Silva <rui.silva@linaro.org>
76 lines
1.7 KiB
Text
76 lines
1.7 KiB
Text
// SPDX-License-Identifier: GPL-2.0 or MIT
|
|
/*
|
|
* Copyright (c) 2022, Arm Limited. All rights reserved.
|
|
* Copyright (c) 2022, Linaro Limited. All rights reserved.
|
|
*
|
|
*/
|
|
|
|
/dts-v1/;
|
|
|
|
#include "corstone1000.dtsi"
|
|
|
|
/ {
|
|
model = "ARM Corstone1000 FVP (Fixed Virtual Platform)";
|
|
compatible = "arm,corstone1000-fvp";
|
|
|
|
smsc: ethernet@4010000 {
|
|
compatible = "smsc,lan91c111";
|
|
reg = <0x40100000 0x10000>;
|
|
phy-mode = "mii";
|
|
interrupts = <GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH>;
|
|
reg-io-width = <2>;
|
|
};
|
|
|
|
vmmc_v3_3d: fixed_v3_3d {
|
|
compatible = "regulator-fixed";
|
|
regulator-name = "vmmc_supply";
|
|
regulator-min-microvolt = <3300000>;
|
|
regulator-max-microvolt = <3300000>;
|
|
regulator-always-on;
|
|
};
|
|
|
|
sdmmc0: mmc@40300000 {
|
|
compatible = "arm,pl18x", "arm,primecell";
|
|
reg = <0x40300000 0x1000>;
|
|
interrupts = <GIC_SPI 117 IRQ_TYPE_LEVEL_HIGH>;
|
|
max-frequency = <12000000>;
|
|
vmmc-supply = <&vmmc_v3_3d>;
|
|
clocks = <&smbclk>, <&refclk100mhz>;
|
|
clock-names = "smclk", "apb_pclk";
|
|
};
|
|
|
|
sdmmc1: mmc@50000000 {
|
|
compatible = "arm,pl18x", "arm,primecell";
|
|
reg = <0x50000000 0x10000>;
|
|
interrupts = <GIC_SPI 115 IRQ_TYPE_LEVEL_HIGH>;
|
|
max-frequency = <12000000>;
|
|
vmmc-supply = <&vmmc_v3_3d>;
|
|
clocks = <&smbclk>, <&refclk100mhz>;
|
|
clock-names = "smclk", "apb_pclk";
|
|
};
|
|
};
|
|
|
|
&cpus {
|
|
cpu1: cpu@1 {
|
|
device_type = "cpu";
|
|
compatible = "arm,cortex-a35";
|
|
reg = <0x1>;
|
|
enable-method = "psci";
|
|
next-level-cache = <&L2_0>;
|
|
};
|
|
cpu2: cpu@2 {
|
|
device_type = "cpu";
|
|
compatible = "arm,cortex-a35";
|
|
reg = <0x2>;
|
|
enable-method = "psci";
|
|
next-level-cache = <&L2_0>;
|
|
};
|
|
cpu3: cpu@3 {
|
|
device_type = "cpu";
|
|
compatible = "arm,cortex-a35";
|
|
reg = <0x3>;
|
|
enable-method = "psci";
|
|
next-level-cache = <&L2_0>;
|
|
};
|
|
};
|
|
|