mirror of
https://github.com/u-boot/u-boot.git
synced 2025-04-25 06:46:00 +00:00
cbf5c99ef3
Introduce fdt_apply_ddrss_timings_patch() to allow board code to override DDR settings in the device tree prior to DDRSS driver probing. Signed-off-by: Wadim Egorov <w.egorov@phytec.de> Tested-by: John Ma <jma@phytec.com>
68 lines
1.7 KiB
C
68 lines
1.7 KiB
C
/* SPDX-License-Identifier: GPL-2.0-or-later */
|
|
/*
|
|
* Copyright (C) 2024 PHYTEC Messtechnik GmbH
|
|
* Author: Wadim Egorov <w.egorov@phytec.de>
|
|
*/
|
|
|
|
#include "k3_ddrss_patch.h"
|
|
|
|
#include <fdt_support.h>
|
|
#include <linux/errno.h>
|
|
|
|
#ifdef CONFIG_K3_AM64_DDRSS
|
|
#define LPDDR4_INTR_CTL_REG_COUNT (423U)
|
|
#define LPDDR4_INTR_PHY_INDEP_REG_COUNT (345U)
|
|
#endif
|
|
|
|
static int fdt_setprop_inplace_idx_u32(void *fdt, int nodeoffset,
|
|
const char *name, uint32_t idx, u32 val)
|
|
{
|
|
val = cpu_to_be32(val);
|
|
return fdt_setprop_inplace_namelen_partial(fdt, nodeoffset, name,
|
|
strlen(name),
|
|
idx * sizeof(val), &val,
|
|
sizeof(val));
|
|
}
|
|
|
|
int fdt_apply_ddrss_timings_patch(void *fdt, struct ddrss *ddrss)
|
|
{
|
|
int i, j;
|
|
int ret;
|
|
int mem_offset;
|
|
|
|
mem_offset = fdt_path_offset(fdt, "/memorycontroller@f300000");
|
|
if (mem_offset < 0)
|
|
return -ENODEV;
|
|
|
|
for (i = 0; i < LPDDR4_INTR_CTL_REG_COUNT; i++)
|
|
for (j = 0; j < ddrss->ctl_regs_num; j++)
|
|
if (i == ddrss->ctl_regs[j].off) {
|
|
ret = fdt_setprop_inplace_idx_u32(fdt,
|
|
mem_offset, "ti,ctl-data", i,
|
|
ddrss->ctl_regs[j].val);
|
|
if (ret)
|
|
return ret;
|
|
}
|
|
|
|
for (i = 0; i < LPDDR4_INTR_PHY_INDEP_REG_COUNT; i++)
|
|
for (j = 0; j < ddrss->pi_regs_num; j++)
|
|
if (i == ddrss->pi_regs[j].off) {
|
|
ret = fdt_setprop_inplace_idx_u32(fdt,
|
|
mem_offset, "ti,pi-data", i,
|
|
ddrss->pi_regs[j].val);
|
|
if (ret)
|
|
return ret;
|
|
}
|
|
|
|
for (i = 0; i < LPDDR4_INTR_PHY_INDEP_REG_COUNT; i++)
|
|
for (j = 0; j < ddrss->phy_regs_num; j++)
|
|
if (i == ddrss->phy_regs[j].off) {
|
|
ret = fdt_setprop_inplace_idx_u32(fdt,
|
|
mem_offset, "ti,phy-data", i,
|
|
ddrss->phy_regs[j].val);
|
|
if (ret)
|
|
return ret;
|
|
}
|
|
|
|
return 0;
|
|
}
|