mirror of
https://github.com/u-boot/u-boot.git
synced 2025-04-24 22:36:05 +00:00
d4f0ff93c8
Pull in the recent changes to the RZ/G2L device tree and related dtsi files so that we're aligned with Linux v6.7 (commit 0dd3ee311255). Signed-off-by: Paul Barker <paul.barker.ct@bp.renesas.com> Reviewed-by: Marek Vasut <marek.vasut+renesas@mailbox.org>
39 lines
1,003 B
Text
39 lines
1,003 B
Text
// SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
/*
|
|
* Device Tree Source for the RZ/G2L SMARC EVK board
|
|
*
|
|
* Copyright (C) 2021 Renesas Electronics Corp.
|
|
*/
|
|
|
|
/dts-v1/;
|
|
|
|
/* Enable SCIF2 (SER0) on PMOD1 (CN7) */
|
|
#define PMOD1_SER0 1
|
|
|
|
/*
|
|
* To enable MTU3a PWM on PMOD0,
|
|
* Disable PMOD1_SER0 by setting "#define PMOD1_SER0 0" above and
|
|
* enable PMOD_MTU3 by setting "#define PMOD_MTU3 1" below.
|
|
*/
|
|
#define PMOD_MTU3 0
|
|
|
|
#if (PMOD_MTU3 && PMOD1_SER0)
|
|
#error "Cannot set as PMOD_MTU3 and PMOD1_SER0 are mutually exclusive "
|
|
#endif
|
|
|
|
#define MTU3_COUNTER_Z_PHASE_SIGNAL 0
|
|
|
|
#if (!PMOD_MTU3 && MTU3_COUNTER_Z_PHASE_SIGNAL)
|
|
#error "Cannot set 1 to MTU3_COUNTER_Z_PHASE_SIGNAL as PMOD_MTU3=0"
|
|
#endif
|
|
|
|
#include "r9a07g044l2.dtsi"
|
|
#include "rzg2l-smarc-som.dtsi"
|
|
#include "rzg2l-smarc-pinfunction.dtsi"
|
|
#include "rz-smarc-common.dtsi"
|
|
#include "rzg2l-smarc.dtsi"
|
|
|
|
/ {
|
|
model = "Renesas SMARC EVK based on r9a07g044l2";
|
|
compatible = "renesas,smarc-evk", "renesas,r9a07g044l2", "renesas,r9a07g044";
|
|
};
|