mirror of
https://github.com/u-boot/u-boot.git
synced 2025-04-29 09:45:52 +00:00
d678a59d2d
When bringing in the series 'arm: dts: am62-beagleplay: Fix Beagleplay Ethernet"' I failed to notice that b4 noticed it was based on next and so took that as the base commit and merged that part of next to master. This reverts commitc8ffd1356d, reversing changes made to2ee6f3a5f7. Reported-by: Jonas Karlman <jonas@kwiboo.se> Signed-off-by: Tom Rini <trini@konsulko.com>
23 lines
614 B
C
23 lines
614 B
C
// SPDX-License-Identifier: GPL-2.0
|
|
/*
|
|
* Copyright (C) 2017 Intel Corporation.
|
|
* Take from coreboot project file of the same name
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <asm/intel_regs.h>
|
|
#include <asm/io.h>
|
|
#include <asm/arch/systemagent.h>
|
|
|
|
void enable_bios_reset_cpl(void)
|
|
{
|
|
/*
|
|
* Set bits 0+1 of BIOS_RESET_CPL to indicate to the CPU
|
|
* that BIOS has initialised memory and power management
|
|
*
|
|
* The FSP-S does not do this. If we leave this as zero then I believe
|
|
* the power-aware interrupts don't work in Linux, and CPU 0 always gets
|
|
* the interrupt.
|
|
*/
|
|
setbits_8(MCHBAR_REG(BIOS_RESET_CPL), 3);
|
|
}
|