mirror of
https://github.com/u-boot/u-boot.git
synced 2025-05-08 02:08:00 +00:00
02780a1c26
Some later 32-bit SoCs require some setup of the Secure Peripherals Controller, which is handled in tzpc_init(). At the moment this is guarded in board.c by some #ifdefs selecting the SoCs that need it. Move those #ifdef guards into the header file, providing an empty stub function for all other SoCs, so that the #ifdefs can be removed from the .c file, to improve readability. Signed-off-by: Andre Przywara <andre.przywara@arm.com>
39 lines
1.1 KiB
C
39 lines
1.1 KiB
C
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
/*
|
|
* (C) Copyright 2015 Chen-Yu Tsai <wens@csie.org>
|
|
*/
|
|
|
|
#ifndef _SUNXI_TZPC_H
|
|
#define _SUNXI_TZPC_H
|
|
|
|
#ifndef __ASSEMBLY__
|
|
struct sunxi_tzpc {
|
|
u32 r0size; /* 0x00 Size of secure RAM region */
|
|
u32 decport0_status; /* 0x04 Status of decode protection port 0 */
|
|
u32 decport0_set; /* 0x08 Set decode protection port 0 */
|
|
u32 decport0_clear; /* 0x0c Clear decode protection port 0 */
|
|
/* For A80 and later SoCs */
|
|
u32 decport1_status; /* 0x10 Status of decode protection port 1 */
|
|
u32 decport1_set; /* 0x14 Set decode protection port 1 */
|
|
u32 decport1_clear; /* 0x18 Clear decode protection port 1 */
|
|
u32 decport2_status; /* 0x1c Status of decode protection port 2 */
|
|
u32 decport2_set; /* 0x20 Set decode protection port 2 */
|
|
u32 decport2_clear; /* 0x24 Clear decode protection port 2 */
|
|
};
|
|
#endif
|
|
|
|
#define SUN6I_TZPC_DECPORT0_RTC (1 << 1)
|
|
|
|
#define SUN8I_H3_TZPC_DECPORT0_ALL 0xbe
|
|
#define SUN8I_H3_TZPC_DECPORT1_ALL 0xff
|
|
#define SUN8I_H3_TZPC_DECPORT2_ALL 0x7f
|
|
|
|
#if defined CONFIG_MACH_SUN6I || defined CONFIG_MACH_SUN8I_H3
|
|
void tzpc_init(void);
|
|
#else
|
|
static inline void tzpc_init(void)
|
|
{
|
|
}
|
|
#endif
|
|
|
|
#endif /* _SUNXI_TZPC_H */
|