mirror of
https://github.com/u-boot/u-boot.git
synced 2025-04-11 07:24:46 +00:00
d6a53f523a
At present there is a hex value SPL_STACK which both determines whether SPL has its own initial stack and the hex value of that stack. Split off the former into SPL_HAVE_INIT_STACK with SPL_STACK depending on that and only providing the latter. Signed-off-by: Simon Glass <sjg@chromium.org> [trini: Resync defconfig files]
146 lines
3.5 KiB
Text
146 lines
3.5 KiB
Text
CONFIG_ARM=y
|
|
CONFIG_ARCH_IMX9=y
|
|
CONFIG_TEXT_BASE=0x80200000
|
|
CONFIG_SYS_MALLOC_LEN=0x2000000
|
|
CONFIG_SYS_MALLOC_F_LEN=0x18000
|
|
CONFIG_SPL_LIBCOMMON_SUPPORT=y
|
|
CONFIG_SPL_LIBGENERIC_SUPPORT=y
|
|
CONFIG_NR_DRAM_BANKS=2
|
|
CONFIG_SF_DEFAULT_SPEED=40000000
|
|
CONFIG_ENV_SIZE=0x4000
|
|
CONFIG_ENV_OFFSET=0x700000
|
|
CONFIG_IMX_CONFIG="arch/arm/mach-imx/imx9/imximage.cfg"
|
|
CONFIG_DM_GPIO=y
|
|
CONFIG_DEFAULT_DEVICE_TREE="freescale/imx91-11x11-evk"
|
|
CONFIG_TARGET_IMX91_11X11_EVK=y
|
|
CONFIG_OF_LIBFDT_OVERLAY=y
|
|
CONFIG_SYS_MONITOR_LEN=524288
|
|
CONFIG_SPL_SERIAL=y
|
|
CONFIG_SPL_DRIVERS_MISC=y
|
|
CONFIG_SPL_STACK=0x204E0000
|
|
CONFIG_SPL_SYS_MALLOC_F_LEN=0x2000
|
|
CONFIG_SPL_TEXT_BASE=0x204A0000
|
|
CONFIG_SPL_HAS_BSS_LINKER_SECTION=y
|
|
CONFIG_SPL_BSS_START_ADDR=0x20498000
|
|
CONFIG_SPL_BSS_MAX_SIZE=0x2000
|
|
CONFIG_SYS_LOAD_ADDR=0x80400000
|
|
CONFIG_SPL=y
|
|
CONFIG_CMD_DEKBLOB=y
|
|
CONFIG_SPL_IMX_ROMAPI_LOADADDR=0x88000000
|
|
CONFIG_SYS_MEMTEST_START=0x80000000
|
|
CONFIG_SYS_MEMTEST_END=0x90000000
|
|
CONFIG_REMAKE_ELF=y
|
|
CONFIG_OF_SYSTEM_SETUP=y
|
|
CONFIG_BOOTCOMMAND="bootflow scan -lb; run bsp_bootcmd"
|
|
CONFIG_DEFAULT_FDT_FILE="imx91-11x11-evk.dtb"
|
|
CONFIG_SYS_CBSIZE=2048
|
|
CONFIG_SYS_PBSIZE=2074
|
|
CONFIG_ARCH_MISC_INIT=y
|
|
CONFIG_BOARD_LATE_INIT=y
|
|
CONFIG_SPL_MAX_SIZE=0x26000
|
|
CONFIG_SPL_BOARD_INIT=y
|
|
CONFIG_SPL_BOOTROM_SUPPORT=y
|
|
CONFIG_SPL_LOAD_IMX_CONTAINER=y
|
|
CONFIG_IMX_CONTAINER_CFG="arch/arm/mach-imx/imx9/container.cfg"
|
|
# CONFIG_SPL_SHARES_INIT_SP_ADDR is not set
|
|
CONFIG_SPL_HAVE_INIT_STACK=y
|
|
CONFIG_SPL_SYS_MALLOC=y
|
|
CONFIG_SPL_HAS_CUSTOM_MALLOC_START=y
|
|
CONFIG_SPL_CUSTOM_SYS_MALLOC_ADDR=0x83200000
|
|
CONFIG_SPL_SYS_MALLOC_SIZE=0x80000
|
|
CONFIG_SPL_I2C=y
|
|
CONFIG_SPL_POWER=y
|
|
CONFIG_SPL_WATCHDOG=y
|
|
CONFIG_SYS_PROMPT="u-boot=> "
|
|
CONFIG_CMD_CPU=y
|
|
CONFIG_CMD_ERASEENV=y
|
|
CONFIG_CMD_NVEDIT_EFI=y
|
|
CONFIG_CRC32_VERIFY=y
|
|
CONFIG_CMD_MEMTEST=y
|
|
CONFIG_CMD_CLK=y
|
|
CONFIG_CMD_DFU=y
|
|
CONFIG_CMD_FUSE=y
|
|
CONFIG_CMD_GPIO=y
|
|
CONFIG_CMD_GPT=y
|
|
CONFIG_CMD_I2C=y
|
|
CONFIG_CMD_MMC=y
|
|
CONFIG_CMD_POWEROFF=y
|
|
CONFIG_CMD_SNTP=y
|
|
CONFIG_CMD_CACHE=y
|
|
CONFIG_CMD_EFIDEBUG=y
|
|
CONFIG_CMD_RTC=y
|
|
CONFIG_CMD_TIME=y
|
|
CONFIG_CMD_GETTIME=y
|
|
CONFIG_CMD_TIMER=y
|
|
CONFIG_CMD_REGULATOR=y
|
|
CONFIG_CMD_HASH=y
|
|
CONFIG_CMD_EXT4_WRITE=y
|
|
CONFIG_OF_CONTROL=y
|
|
CONFIG_SPL_OF_CONTROL=y
|
|
CONFIG_ENV_OVERWRITE=y
|
|
CONFIG_ENV_IS_NOWHERE=y
|
|
CONFIG_ENV_IS_IN_MMC=y
|
|
CONFIG_SYS_RELOC_GD_ENV_ADDR=y
|
|
CONFIG_SYS_MMC_ENV_DEV=1
|
|
CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG=y
|
|
CONFIG_USE_ETHPRIME=y
|
|
CONFIG_ETHPRIME="eth1"
|
|
CONFIG_NET_RANDOM_ETHADDR=y
|
|
CONFIG_SPL_DM=y
|
|
CONFIG_REGMAP=y
|
|
CONFIG_SYSCON=y
|
|
CONFIG_ADC=y
|
|
CONFIG_ADC_IMX93=y
|
|
CONFIG_CLK_IMX93=y
|
|
CONFIG_CPU=y
|
|
CONFIG_CPU_IMX=y
|
|
CONFIG_SAVED_DRAM_TIMING_BASE=0x2049C000
|
|
CONFIG_IMX9_DRAM_INLINE_ECC=y
|
|
CONFIG_IMX_RGPIO2P=y
|
|
CONFIG_DM_PCA953X=y
|
|
CONFIG_ADP5585_GPIO=y
|
|
CONFIG_DM_I2C=y
|
|
CONFIG_SYS_I2C_IMX_LPI2C=y
|
|
CONFIG_SUPPORT_EMMC_RPMB=y
|
|
CONFIG_SUPPORT_EMMC_BOOT=y
|
|
CONFIG_MMC_IO_VOLTAGE=y
|
|
CONFIG_MMC_UHS_SUPPORT=y
|
|
CONFIG_MMC_HS400_ES_SUPPORT=y
|
|
CONFIG_MMC_HS400_SUPPORT=y
|
|
CONFIG_FSL_USDHC=y
|
|
CONFIG_MTD=y
|
|
CONFIG_DM_SPI_FLASH=y
|
|
CONFIG_SPI_FLASH_STMICRO=y
|
|
CONFIG_PHY_ANEG_TIMEOUT=20000
|
|
CONFIG_PHY_REALTEK=y
|
|
CONFIG_DM_ETH_PHY=y
|
|
CONFIG_PHY_GIGE=y
|
|
CONFIG_DWC_ETH_QOS=y
|
|
CONFIG_DWC_ETH_QOS_IMX=y
|
|
CONFIG_MII=y
|
|
CONFIG_PINCTRL=y
|
|
CONFIG_SPL_PINCTRL=y
|
|
CONFIG_PINCTRL_IMX93=y
|
|
CONFIG_POWER_DOMAIN=y
|
|
CONFIG_DM_PMIC=y
|
|
CONFIG_DM_PMIC_PCA9450=y
|
|
CONFIG_SPL_DM_PMIC_PCA9450=y
|
|
CONFIG_DM_REGULATOR=y
|
|
CONFIG_DM_REGULATOR_PCA9450=y
|
|
CONFIG_DM_REGULATOR_FIXED=y
|
|
CONFIG_DM_REGULATOR_GPIO=y
|
|
CONFIG_DM_RTC=y
|
|
CONFIG_RTC_EMULATION=y
|
|
CONFIG_DM_SERIAL=y
|
|
CONFIG_FSL_LPUART=y
|
|
CONFIG_SPI=y
|
|
CONFIG_DM_SPI=y
|
|
CONFIG_NXP_FSPI=y
|
|
CONFIG_SYSRESET=y
|
|
CONFIG_SYSRESET_CMD_POWEROFF=y
|
|
CONFIG_SYSRESET_PSCI=y
|
|
CONFIG_ULP_WATCHDOG=y
|
|
CONFIG_WDT=y
|
|
CONFIG_SHA384=y
|
|
CONFIG_LZO=y
|
|
CONFIG_BZIP2=y
|