Djam/u-boot
1
0
Fork 0
mirror of https://github.com/u-boot/u-boot.git synced 2025-04-28 00:11:32 +00:00
Code Issues Projects Releases Packages Wiki Activity Actions

clk: sifive: append missing \n to messages

Browse source 
If multiple messages are written, line-feeds improve the readability.

Fixes: c40b6df87f ("clk: Add SiFive FU540 PRCI clock driver")
Signed-off-by: Heinrich Schuchardt <heinrich.schuchardt@canonical.com>
Reviewed-by: Sean Anderson <seanga2@gmail.com>
This commit is contained in:
Heinrich Schuchardt 2024-02-16 17:35:35 +01:00 • committed by Leo Yu-Chi Liang
parent 7b2d4ecd7f
commit f7fead8914
1 changed files with 3 additions and 3 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

6
drivers/clk/analogbits/wrpll-cln28hpc.c
View file

@ -81,7 +81,7 @@ static int __wrpll_calc_filter_range(unsigned long post_divr_freq)
{ {
if (post_divr_freq < MIN_POST_DIVR_FREQ || if (post_divr_freq < MIN_POST_DIVR_FREQ ||
post_divr_freq > MAX_POST_DIVR_FREQ) { post_divr_freq > MAX_POST_DIVR_FREQ) {
WARN(1, "%s: post-divider reference freq out of range: %lu", WARN(1, "%s: post-divider reference freq out of range: %lu\n",
__func__, post_divr_freq); __func__, post_divr_freq);
return -ERANGE; return -ERANGE;
} }
@ -229,7 +229,7 @@ int wrpll_configure_for_rate(struct wrpll_cfg *c, u32 target_rate,
int range; int range;
if (c->flags == 0) { if (c->flags == 0) {
WARN(1, "%s called with uninitialized PLL config", __func__); WARN(1, "%s called with uninitialized PLL config\n", __func__);
return -EINVAL; return -EINVAL;
} }
@ -335,7 +335,7 @@ unsigned long wrpll_calc_output_rate(const struct wrpll_cfg *c,
u64 n; u64 n;
if (c->flags & WRPLL_FLAGS_EXT_FEEDBACK_MASK) { if (c->flags & WRPLL_FLAGS_EXT_FEEDBACK_MASK) {
WARN(1, "external feedback mode not yet supported"); WARN(1, "external feedback mode not yet supported\n");
return ULONG_MAX; return ULONG_MAX;
} }