mirror of
https://github.com/u-boot/u-boot.git
synced 2025-05-08 10:39:08 +00:00
cros: exynos: add SPI support for cros_ec
This patch adds SPI support for carrying out the cros_ec protocol. Signed-off-by: Hung-ying Tyan <tyanh@chromium.org> Signed-off-by: Randall Spangler <rspangler@chromium.org> Signed-off-by: Simon Glass <sjg@chromium.org> Acked-by: Simon Glass <sjg@chromium.org>
This commit is contained in:
parent
78764a4e11
commit
f3424c554c
4 changed files with 200 additions and 0 deletions
|
@ -247,4 +247,20 @@ static inline int spi_w8r8(struct spi_slave *slave, unsigned char byte)
|
|||
return ret < 0 ? ret : din[1];
|
||||
}
|
||||
|
||||
/**
|
||||
* Set up a SPI slave for a particular device tree node
|
||||
*
|
||||
* This calls spi_setup_slave() with the correct bus number. Call
|
||||
* spi_free_slave() to free it later.
|
||||
*
|
||||
* @param blob Device tree blob
|
||||
* @param node SPI peripheral node to use
|
||||
* @param cs Chip select to use
|
||||
* @param max_hz Maximum SCK rate in Hz (0 for default)
|
||||
* @param mode Clock polarity, clock phase and other parameters
|
||||
* @return pointer to new spi_slave structure
|
||||
*/
|
||||
struct spi_slave *spi_setup_slave_fdt(const void *blob, int node,
|
||||
unsigned int cs, unsigned int max_hz, unsigned int mode);
|
||||
|
||||
#endif /* _SPI_H_ */
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue