mirror of
https://github.com/u-boot/u-boot.git
synced 2025-04-24 14:25:56 +00:00
arm: dts: corstone1000: enable secondary cores for FVP
Add the secondary cores nodes in the dts file Signed-off-by: Harsimran Singh Tungal <harsimransingh.tungal@arm.com> Cc: Tom Rini <trini@konsulko.com> Cc: Rui Miguel Silva <rui.silva@linaro.org>
This commit is contained in:
parent
348385dfa0
commit
ee71d159aa
2 changed files with 26 additions and 1 deletions
|
@ -49,3 +49,28 @@
|
||||||
clock-names = "smclk", "apb_pclk";
|
clock-names = "smclk", "apb_pclk";
|
||||||
};
|
};
|
||||||
};
|
};
|
||||||
|
|
||||||
|
&cpus {
|
||||||
|
cpu1: cpu@1 {
|
||||||
|
device_type = "cpu";
|
||||||
|
compatible = "arm,cortex-a35";
|
||||||
|
reg = <0x1>;
|
||||||
|
enable-method = "psci";
|
||||||
|
next-level-cache = <&L2_0>;
|
||||||
|
};
|
||||||
|
cpu2: cpu@2 {
|
||||||
|
device_type = "cpu";
|
||||||
|
compatible = "arm,cortex-a35";
|
||||||
|
reg = <0x2>;
|
||||||
|
enable-method = "psci";
|
||||||
|
next-level-cache = <&L2_0>;
|
||||||
|
};
|
||||||
|
cpu3: cpu@3 {
|
||||||
|
device_type = "cpu";
|
||||||
|
compatible = "arm,cortex-a35";
|
||||||
|
reg = <0x3>;
|
||||||
|
enable-method = "psci";
|
||||||
|
next-level-cache = <&L2_0>;
|
||||||
|
};
|
||||||
|
};
|
||||||
|
|
||||||
|
|
|
@ -21,7 +21,7 @@
|
||||||
stdout-path = "serial0:115200n8";
|
stdout-path = "serial0:115200n8";
|
||||||
};
|
};
|
||||||
|
|
||||||
cpus {
|
cpus: cpus {
|
||||||
#address-cells = <1>;
|
#address-cells = <1>;
|
||||||
#size-cells = <0>;
|
#size-cells = <0>;
|
||||||
|
|
||||||
|
|
Loading…
Add table
Reference in a new issue