mirror of
https://github.com/u-boot/u-boot.git
synced 2025-05-09 03:21:51 +00:00
x86: Add TSC timer
This timer runs at a rate that can be calculated, well over 100MHz. It is ideal for accurate timing and does not need interrupt servicing. Tidy up some old broken and unneeded implementations at the same time. To provide a consistent view of boot time, we use the same time base as coreboot. Use the base timestamp supplied by coreboot as U-Boot's base time. Signed-off-by: Simon Glass <sjg@chromium.org>base Signed-off-by: Simon Glass <sjg@chromium.org>
This commit is contained in:
parent
7949703a95
commit
e761ecdbb8
6 changed files with 113 additions and 4 deletions
|
@ -39,6 +39,8 @@ void panic_puts(const char *str);
|
|||
void timer_isr(void *);
|
||||
typedef void (timer_fnc_t) (void);
|
||||
int register_timer_isr (timer_fnc_t *isr_func);
|
||||
unsigned long get_tbclk_mhz(void);
|
||||
void timer_set_base(uint64_t base);
|
||||
|
||||
/* Architecture specific - can be in arch/x86/cpu/, arch/x86/lib/, or $(BOARD)/ */
|
||||
int dram_init_f(void);
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue