mirror of
https://github.com/u-boot/u-boot.git
synced 2025-04-20 03:44:55 +00:00
ARM: at91: asm/at91_pmc.h: fix trival register offset
Remove unnecessary #ifdef CPU_HAS_PCR. Signed-off-by: Wenyou Yang <wenyou.yang@atmel.com> Tested-by: Heiko Schocher <hs@denx.de> Reviewed-by: Andreas Bießmann <andreas.devel@googlemail.com>
This commit is contained in:
parent
727a25b241
commit
e5322df4e7
1 changed files with 2 additions and 6 deletions
|
@ -51,19 +51,15 @@ typedef struct at91_pmc {
|
||||||
u32 imr; /* 0x6C Interrupt Mask Register */
|
u32 imr; /* 0x6C Interrupt Mask Register */
|
||||||
u32 reserved4[4];
|
u32 reserved4[4];
|
||||||
u32 pllicpr; /* 0x80 Change Pump Current Register (SAM9) */
|
u32 pllicpr; /* 0x80 Change Pump Current Register (SAM9) */
|
||||||
u32 reserved5[21];
|
u32 reserved5[24];
|
||||||
u32 wpmr; /* 0xE4 Write Protect Mode Register (CAP0) */
|
u32 wpmr; /* 0xE4 Write Protect Mode Register (CAP0) */
|
||||||
u32 wpsr; /* 0xE8 Write Protect Status Register (CAP0) */
|
u32 wpsr; /* 0xE8 Write Protect Status Register (CAP0) */
|
||||||
#ifdef CPU_HAS_PCR
|
u32 reserved6[5];
|
||||||
u32 reserved6[8];
|
|
||||||
u32 pcer1; /* 0x100 Periperial Clock Enable Register 1 */
|
u32 pcer1; /* 0x100 Periperial Clock Enable Register 1 */
|
||||||
u32 pcdr1; /* 0x104 Periperial Clock Disable Register 1 */
|
u32 pcdr1; /* 0x104 Periperial Clock Disable Register 1 */
|
||||||
u32 pcsr1; /* 0x108 Periperial Clock Status Register 1 */
|
u32 pcsr1; /* 0x108 Periperial Clock Status Register 1 */
|
||||||
u32 pcr; /* 0x10c Periperial Control Register */
|
u32 pcr; /* 0x10c Periperial Control Register */
|
||||||
u32 ocr; /* 0x110 Oscillator Calibration Register */
|
u32 ocr; /* 0x110 Oscillator Calibration Register */
|
||||||
#else
|
|
||||||
u32 reserved8[5];
|
|
||||||
#endif
|
|
||||||
} at91_pmc_t;
|
} at91_pmc_t;
|
||||||
|
|
||||||
#endif /* end not assembly */
|
#endif /* end not assembly */
|
||||||
|
|
Loading…
Add table
Reference in a new issue