Djam/u-boot
1
0
Fork 0
mirror of https://github.com/u-boot/u-boot.git synced 2025-04-22 20:58:22 +00:00
Code Issues Projects Releases Packages Wiki Activity Actions

arm: include: Remove duplicate newlines

Browse source 
Drop all duplicate newlines. No functional change.

Signed-off-by: Marek Vasut <marek.vasut+renesas@mailbox.org>
This commit is contained in:
Marek Vasut 2024-07-13 15:19:05 +02:00 • committed by Tom Rini
parent ae5c047d1e
commit d610edbcd6
7 changed files with 0 additions and 11 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

1
arch/arm/include/asm/byteorder.h
View file

@ -15,7 +15,6 @@
#ifndef __ASM_ARM_BYTEORDER_H #ifndef __ASM_ARM_BYTEORDER_H
#define __ASM_ARM_BYTEORDER_H #define __ASM_ARM_BYTEORDER_H
#include <asm/types.h> #include <asm/types.h>
#if !defined(__STRICT_ANSI__) || defined(__KERNEL__) #if !defined(__STRICT_ANSI__) || defined(__KERNEL__)

3
arch/arm/include/asm/emif.h
View file

@ -880,7 +880,6 @@ struct dmm_lisa_map_regs {
#define RL_FINAL 6 #define RL_FINAL 6
#endif #endif
/* Interleaving policies at EMIF level- between banks and Chip Selects */ /* Interleaving policies at EMIF level- between banks and Chip Selects */
#define EMIF_INTERLEAVING_POLICY_MAX_INTERLEAVING 0 #define EMIF_INTERLEAVING_POLICY_MAX_INTERLEAVING 0
#define EMIF_INTERLEAVING_POLICY_NO_BANK_INTERLEAVING 3 #define EMIF_INTERLEAVING_POLICY_NO_BANK_INTERLEAVING 3
@ -913,7 +912,6 @@ struct dmm_lisa_map_regs {
*/ */
#define READ_IDLE_INTERVAL_NORMAL (50*1000) #define READ_IDLE_INTERVAL_NORMAL (50*1000)
/* /*
* Unless voltage is changing due to DVFS one ZQCS command every 50ms should * Unless voltage is changing due to DVFS one ZQCS command every 50ms should
* be enough. This shoule be enough also in the case when voltage is changing * be enough. This shoule be enough also in the case when voltage is changing
@ -961,7 +959,6 @@ struct dmm_lisa_map_regs {
#define REG_SR_TIM 0xF #define REG_SR_TIM 0xF
#define REG_PD_TIM 0xF #define REG_PD_TIM 0xF
/* EMIF_PWR_MGMT_CTRL register */ /* EMIF_PWR_MGMT_CTRL register */
#define EMIF_PWR_MGMT_CTRL (\ #define EMIF_PWR_MGMT_CTRL (\
((REG_CS_TIM << EMIF_REG_CS_TIM_SHIFT) & EMIF_REG_CS_TIM_MASK)|\ ((REG_CS_TIM << EMIF_REG_CS_TIM_SHIFT) & EMIF_REG_CS_TIM_MASK)|\

1
arch/arm/include/asm/mach-imx/gpio.h
View file

@ -4,7 +4,6 @@
* Stefano Babic, DENX Software Engineering, <sbabic@denx.de> * Stefano Babic, DENX Software Engineering, <sbabic@denx.de>
*/ */
#ifndef __ASM_ARCH_IMX_GPIO_H #ifndef __ASM_ARCH_IMX_GPIO_H
#define __ASM_ARCH_IMX_GPIO_H #define __ASM_ARCH_IMX_GPIO_H

1
arch/arm/include/asm/mach-imx/mxc_i2c.h
View file

@ -91,7 +91,6 @@ struct mxc_i2c_bus {
} \ } \
}; };
#define I2C_PADS_INFO(name) \ #define I2C_PADS_INFO(name) \
(is_mx6dq() || is_mx6dqp()) ? &mx6q_##name : &mx6s_##name (is_mx6dq() || is_mx6dqp()) ? &mx6q_##name : &mx6s_##name
#endif #endif

1
arch/arm/include/asm/omap_common.h
View file

@ -814,7 +814,6 @@ static inline u8 is_dra76x_acd(void)
#define HS_DEVICE 0x2 #define HS_DEVICE 0x2
#define GP_DEVICE 0x3 #define GP_DEVICE 0x3
/* /*
* SRAM scratch space entries * SRAM scratch space entries
*/ */

3
arch/arm/include/asm/opcodes.h
View file

@ -15,7 +15,6 @@ extern asmlinkage unsigned int arm_check_condition(u32 opcode, u32 psr);
#define ARM_OPCODE_CONDTEST_PASS 1 #define ARM_OPCODE_CONDTEST_PASS 1
#define ARM_OPCODE_CONDTEST_UNCOND 2 #define ARM_OPCODE_CONDTEST_UNCOND 2
/* /*
* Assembler opcode byteswap helpers. * Assembler opcode byteswap helpers.
* These are only intended for use by this header: don't use them directly, * These are only intended for use by this header: don't use them directly,
@ -42,7 +41,6 @@ extern asmlinkage unsigned int arm_check_condition(u32 opcode, u32 psr);
#define ___asm_opcode_identity32(x) ((x) & 0xFFFFFFFF) #define ___asm_opcode_identity32(x) ((x) & 0xFFFFFFFF)
#define ___asm_opcode_identity16(x) ((x) & 0xFFFF) #define ___asm_opcode_identity16(x) ((x) & 0xFFFF)
/* /*
* Opcode byteswap helpers * Opcode byteswap helpers
* *
@ -94,7 +92,6 @@ extern asmlinkage unsigned int arm_check_condition(u32 opcode, u32 psr);
#endif /* ! __ASSEMBLY__ */ #endif /* ! __ASSEMBLY__ */
#ifdef CONFIG_CPU_ENDIAN_BE8 #ifdef CONFIG_CPU_ENDIAN_BE8
#define __opcode_to_mem_arm(x) ___opcode_swab32(x) #define __opcode_to_mem_arm(x) ___opcode_swab32(x)

1
arch/arm/include/asm/setup.h
View file

@ -75,7 +75,6 @@ struct param_struct {
char commandline[COMMAND_LINE_SIZE]; char commandline[COMMAND_LINE_SIZE];
}; };
/* /*
* The new way of passing information: a list of tagged entries * The new way of passing information: a list of tagged entries
*/ */