mirror of
https://github.com/u-boot/u-boot.git
synced 2025-05-08 10:39:08 +00:00
clk: stm32f7: retrieve PWR base address from DT
PWR IP is used to enable over-drive feature in order to reach a higher frequency. Get its base address from DT instead of hard-coded value Signed-off-by: Patrice Chotard <patrice.chotard@st.com> Reviewed-by: Vikas Manocha <vikas.manocha@st.com>
This commit is contained in:
parent
d3651aac46
commit
d0a768b1c8
4 changed files with 69 additions and 18 deletions
25
arch/arm/include/asm/arch-stm32f7/stm32_pwr.h
Normal file
25
arch/arm/include/asm/arch-stm32f7/stm32_pwr.h
Normal file
|
@ -0,0 +1,25 @@
|
|||
/*
|
||||
* Copyright (C) 2017, STMicroelectronics - All Rights Reserved
|
||||
* Author(s): Patrice Chotard, <patrice.chotard@st.com> for STMicroelectronics.
|
||||
*
|
||||
* SPDX-License-Identifier: GPL-2.0+
|
||||
*/
|
||||
|
||||
#ifndef __STM32_PWR_H_
|
||||
|
||||
/*
|
||||
* Offsets of some PWR registers
|
||||
*/
|
||||
#define PWR_CR1_ODEN BIT(16)
|
||||
#define PWR_CR1_ODSWEN BIT(17)
|
||||
#define PWR_CSR1_ODRDY BIT(16)
|
||||
#define PWR_CSR1_ODSWRDY BIT(17)
|
||||
|
||||
struct stm32_pwr_regs {
|
||||
u32 cr1; /* power control register 1 */
|
||||
u32 csr1; /* power control/status register 2 */
|
||||
u32 cr2; /* power control register 2 */
|
||||
u32 csr2; /* power control/status register 2 */
|
||||
};
|
||||
|
||||
#endif /* __STM32_PWR_H_ */
|
Loading…
Add table
Add a link
Reference in a new issue