mirror of
https://github.com/u-boot/u-boot.git
synced 2025-05-09 03:21:51 +00:00
* Add variable CPU clock for MPC859/866 systems (so far only TQM866M):
see doc/README.MPC866 for details; implement workaround for "SIU4" and "SIU9" silicon bugs on MPC866; calculate CPU clock frequency from PLL register values. * Add support for 128 MB RAM on TQM8xxL/M modules
This commit is contained in:
parent
ef978730dc
commit
c178d3da6f
11 changed files with 392 additions and 157 deletions
|
@ -42,7 +42,9 @@ void cpu_init_f (volatile immap_t * immr)
|
|||
{
|
||||
#ifndef CONFIG_MBX
|
||||
volatile memctl8xx_t *memctl = &immr->im_memctl;
|
||||
# ifdef CFG_PLPRCR
|
||||
ulong mfmask;
|
||||
# endif
|
||||
#endif
|
||||
ulong reg;
|
||||
|
||||
|
@ -92,6 +94,7 @@ void cpu_init_f (volatile immap_t * immr)
|
|||
*
|
||||
* For newer (starting MPC866) chips PLPRCR layout is different.
|
||||
*/
|
||||
#ifdef CFG_PLPRCR
|
||||
if (get_immr(0xFFFF) >= MPC8xx_NEW_CLK)
|
||||
mfmask = PLPRCR_MFACT_MSK;
|
||||
else
|
||||
|
@ -105,6 +108,7 @@ void cpu_init_f (volatile immap_t * immr)
|
|||
reg |= CFG_PLPRCR; /* reset control bits */
|
||||
}
|
||||
immr->im_clkrst.car_plprcr = reg;
|
||||
#endif
|
||||
|
||||
/*
|
||||
* Memory Controller:
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue