Djam/u-boot
1
0
Fork 0
mirror of https://github.com/u-boot/u-boot.git synced 2025-05-08 19:11:53 +00:00
Code Issues Projects Releases Packages Wiki Activity Actions

usb: s3c-otg: Rename struct s3c_plat_otg_data

Browse source 
The driver is actually for the Designware DWC2 controller.
This patch is the first to rename global symbol, the struct
s3c_plat_otg_data.

The rename is done automatically:
	$ sed -i "s/s3c_plat_otg_data/dwc2_plat_otg_data/g" \
		`git grep s3c_plat_otg_data | cut -d : -f 1`

Signed-off-by: Marek Vasut <marex@denx.de>
This commit is contained in:
Marek Vasut 2015-12-04 02:23:29 +01:00
parent e30824f439
commit c0982871df
14 changed files with 16 additions and 16 deletions
Download patch file Download diff file Expand all files Collapse all files

2
board/altera/arria5-socdk/socfpga.c
View file

@ -68,7 +68,7 @@ int board_phy_config(struct phy_device *phydev)
#endif #endif
#ifdef CONFIG_USB_GADGET #ifdef CONFIG_USB_GADGET
struct s3c_plat_otg_data socfpga_otg_data = { struct dwc2_plat_otg_data socfpga_otg_data = {
.regs_otg = CONFIG_USB_DWC2_REG_ADDR, .regs_otg = CONFIG_USB_DWC2_REG_ADDR,
.usb_gusbcfg = 0x1417, .usb_gusbcfg = 0x1417,
}; };

2
board/altera/cyclone5-socdk/socfpga.c
View file

@ -68,7 +68,7 @@ int board_phy_config(struct phy_device *phydev)
#endif #endif
#ifdef CONFIG_USB_GADGET #ifdef CONFIG_USB_GADGET
struct s3c_plat_otg_data socfpga_otg_data = { struct dwc2_plat_otg_data socfpga_otg_data = {
.regs_otg = CONFIG_USB_DWC2_REG_ADDR, .regs_otg = CONFIG_USB_DWC2_REG_ADDR,
.usb_gusbcfg = 0x1417, .usb_gusbcfg = 0x1417,
}; };

2
board/broadcom/bcm28155_ap/bcm28155_ap.c
View file

@ -95,7 +95,7 @@ int board_mmc_init(bd_t *bis)
#endif #endif
#ifdef CONFIG_USB_GADGET #ifdef CONFIG_USB_GADGET
static struct s3c_plat_otg_data bcm_otg_data = { static struct dwc2_plat_otg_data bcm_otg_data = {
.regs_otg = HSOTG_BASE_ADDR .regs_otg = HSOTG_BASE_ADDR
}; };

2
board/denx/mcvevk/socfpga.c
View file

@ -28,7 +28,7 @@ int board_init(void)
} }
#ifdef CONFIG_USB_GADGET #ifdef CONFIG_USB_GADGET
struct s3c_plat_otg_data socfpga_otg_data = { struct dwc2_plat_otg_data socfpga_otg_data = {
.regs_otg = CONFIG_USB_DWC2_REG_ADDR, .regs_otg = CONFIG_USB_DWC2_REG_ADDR,
.usb_gusbcfg = 0x1417, .usb_gusbcfg = 0x1417,
}; };

2
board/ebv/socrates/socfpga.c
View file

@ -68,7 +68,7 @@ int board_phy_config(struct phy_device *phydev)
#endif #endif
#ifdef CONFIG_USB_GADGET #ifdef CONFIG_USB_GADGET
struct s3c_plat_otg_data socfpga_otg_data = { struct dwc2_plat_otg_data socfpga_otg_data = {
.regs_otg = CONFIG_USB_DWC2_REG_ADDR, .regs_otg = CONFIG_USB_DWC2_REG_ADDR,
.usb_gusbcfg = 0x1417, .usb_gusbcfg = 0x1417,
}; };

2
board/samsung/goni/goni.c
View file

@ -183,7 +183,7 @@ static int s5pc1xx_phy_control(int on)
return 0; return 0;
} }
struct s3c_plat_otg_data s5pc110_otg_data = { struct dwc2_plat_otg_data s5pc110_otg_data = {
.phy_control = s5pc1xx_phy_control, .phy_control = s5pc1xx_phy_control,
.regs_phy = S5PC110_PHY_BASE, .regs_phy = S5PC110_PHY_BASE,
.regs_otg = S5PC110_OTG_BASE, .regs_otg = S5PC110_OTG_BASE,

2
board/samsung/odroid/odroid.c
View file

@ -452,7 +452,7 @@ static int s5pc210_phy_control(int on)
return regulator_set_mode(dev, OPMODE_LPM); return regulator_set_mode(dev, OPMODE_LPM);
} }
struct s3c_plat_otg_data s5pc210_otg_data = { struct dwc2_plat_otg_data s5pc210_otg_data = {
.phy_control = s5pc210_phy_control, .phy_control = s5pc210_phy_control,
.regs_phy = EXYNOS4X12_USBPHY_BASE, .regs_phy = EXYNOS4X12_USBPHY_BASE,
.regs_otg = EXYNOS4X12_USBOTG_BASE, .regs_otg = EXYNOS4X12_USBOTG_BASE,

4
board/samsung/trats/trats.c
View file

@ -41,7 +41,7 @@ u32 get_board_rev(void)
#endif #endif
static void check_hw_revision(void); static void check_hw_revision(void);
struct s3c_plat_otg_data s5pc210_otg_data; struct dwc2_plat_otg_data s5pc210_otg_data;
int exynos_init(void) int exynos_init(void)
{ {
@ -419,7 +419,7 @@ static int s5pc210_phy_control(int on)
return 0; return 0;
} }
struct s3c_plat_otg_data s5pc210_otg_data = { struct dwc2_plat_otg_data s5pc210_otg_data = {
.phy_control = s5pc210_phy_control, .phy_control = s5pc210_phy_control,
.regs_phy = EXYNOS4_USBPHY_BASE, .regs_phy = EXYNOS4_USBPHY_BASE,
.regs_otg = EXYNOS4_USBOTG_BASE, .regs_otg = EXYNOS4_USBOTG_BASE,

2
board/samsung/trats2/trats2.c
View file

@ -303,7 +303,7 @@ static int s5pc210_phy_control(int on)
return 0; return 0;
} }
struct s3c_plat_otg_data s5pc210_otg_data = { struct dwc2_plat_otg_data s5pc210_otg_data = {
.phy_control = s5pc210_phy_control, .phy_control = s5pc210_phy_control,
.regs_phy = EXYNOS4X12_USBPHY_BASE, .regs_phy = EXYNOS4X12_USBPHY_BASE,
.regs_otg = EXYNOS4X12_USBOTG_BASE, .regs_otg = EXYNOS4X12_USBOTG_BASE,

2
board/samsung/universal_c210/universal.c
View file

@ -179,7 +179,7 @@ static int s5pc210_phy_control(int on)
return 0; return 0;
} }
struct s3c_plat_otg_data s5pc210_otg_data = { struct dwc2_plat_otg_data s5pc210_otg_data = {
.phy_control = s5pc210_phy_control, .phy_control = s5pc210_phy_control,
.regs_phy = EXYNOS4_USBPHY_BASE, .regs_phy = EXYNOS4_USBPHY_BASE,
.regs_otg = EXYNOS4_USBOTG_BASE, .regs_otg = EXYNOS4_USBOTG_BASE,

2
board/terasic/sockit/socfpga.c
View file

@ -68,7 +68,7 @@ int board_phy_config(struct phy_device *phydev)
#endif #endif
#ifdef CONFIG_USB_GADGET #ifdef CONFIG_USB_GADGET
struct s3c_plat_otg_data socfpga_otg_data = { struct dwc2_plat_otg_data socfpga_otg_data = {
.regs_otg = CONFIG_USB_DWC2_REG_ADDR, .regs_otg = CONFIG_USB_DWC2_REG_ADDR,
.usb_gusbcfg = 0x1417, .usb_gusbcfg = 0x1417,
}; };

2
drivers/usb/gadget/dwc2_udc_otg.c
View file

@ -797,7 +797,7 @@ static struct dwc2_udc memory = {
* probe - binds to the platform device * probe - binds to the platform device
*/ */
int s3c_udc_probe(struct s3c_plat_otg_data *pdata) int s3c_udc_probe(struct dwc2_plat_otg_data *pdata)
{ {
struct dwc2_udc *dev = &memory; struct dwc2_udc *dev = &memory;
int retval = 0; int retval = 0;

2
drivers/usb/gadget/dwc2_udc_otg_priv.h
View file

@ -78,7 +78,7 @@ struct dwc2_udc {
struct usb_gadget gadget; struct usb_gadget gadget;
struct usb_gadget_driver *driver; struct usb_gadget_driver *driver;
struct s3c_plat_otg_data *pdata; struct dwc2_plat_otg_data *pdata;
int ep0state; int ep0state;
struct dwc2_ep ep[DWC2_MAX_ENDPOINTS]; struct dwc2_ep ep[DWC2_MAX_ENDPOINTS];

4
include/usb/s3c_udc.h
View file

@ -11,7 +11,7 @@
#define PHY0_SLEEP (1 << 5) #define PHY0_SLEEP (1 << 5)
struct s3c_plat_otg_data { struct dwc2_plat_otg_data {
int (*phy_control)(int on); int (*phy_control)(int on);
unsigned int regs_phy; unsigned int regs_phy;
unsigned int regs_otg; unsigned int regs_otg;
@ -20,6 +20,6 @@ struct s3c_plat_otg_data {
unsigned int usb_gusbcfg; unsigned int usb_gusbcfg;
}; };
int s3c_udc_probe(struct s3c_plat_otg_data *pdata); int s3c_udc_probe(struct dwc2_plat_otg_data *pdata);
#endif #endif